OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_27/] - Rev 323

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
323 Accidently deleted line put back. igorm 7294d 01h /ethmac/tags/rel_27/
321 - Bug connected to the TX_BD_NUM_Wr signal fixed (bug came in with the
previous update of the core.
- TxBDAddress is set to 0 after the TX is enabled in the MODER register.
- RxBDAddress is set to r_TxBDNum<<1 after the RX is enabled in the MODER
register. (thanks to Mathias and Torbjorn)
- Multicast reception was fixed. Thanks to Ulrich Gries		 igorm 7297d 20h /ethmac/tags/rel_27/
320 TX_BD_NUM_Wr error fixed. Error was entered with the last check-in. igorm 7298d 00h /ethmac/tags/rel_27/
319 Latest Ethernet IP core testbench. tadejm 7328d 19h /ethmac/tags/rel_27/
318 Latest Ethernet IP core testbench. tadejm 7328d 19h /ethmac/tags/rel_27/
317 Multicast detection fixed. Only the LSB of the first byte is checked. igorm 7338d 02h /ethmac/tags/rel_27/
315 Updated testbench. Some more testcases, some repaired. tadejm 7440d 23h /ethmac/tags/rel_27/
312 Corrected address mismatch for xilinx RAMB4_S8 model which has wider address than RAMB4_S16. tadejm 7440d 23h /ethmac/tags/rel_27/
311 Update script for running different file list files for different RAM models. tadejm 7440d 23h /ethmac/tags/rel_27/
310 More signals. tadejm 7440d 23h /ethmac/tags/rel_27/
309 Update file list files for different RAM models with byte select accessing. tadejm 7440d 23h /ethmac/tags/rel_27/
308 Moved RAM model file path from sim_file_list.lst to this file. tadejm 7440d 23h /ethmac/tags/rel_27/
306 Lapsus fixed (!we -> ~we). simons 7441d 20h /ethmac/tags/rel_27/
304 WISHBONE slave changed and tested from only 32-bit accesss to byte access. tadejm 7463d 17h /ethmac/tags/rel_27/
302 mbist signals updated according to newest convention markom 7490d 04h /ethmac/tags/rel_27/
301 Update RxEnSync only when mrxdv_pad_i is inactive (LOW). knguyen 7500d 20h /ethmac/tags/rel_27/
299 Artisan RAMs added. mohor 7547d 23h /ethmac/tags/rel_27/
297 Artisan ram instance added. simons 7553d 19h /ethmac/tags/rel_27/
295 Few minor changes. tadejm 7554d 22h /ethmac/tags/rel_27/
294 Added path to a file with distributed RAM instances for xilinx. tadejm 7556d 22h /ethmac/tags/rel_27/
293 initial. tadejm 7580d 19h /ethmac/tags/rel_27/
292 Corrected mistake. tadejm 7580d 19h /ethmac/tags/rel_27/
291 initial tadejm 7580d 21h /ethmac/tags/rel_27/
290 Additional checking for FAILED tests added - for ATS. tadejm 7580d 22h /ethmac/tags/rel_27/
288 This file was not part of the RTL before, but it should be here. simons 7589d 21h /ethmac/tags/rel_27/
286 Define file in eth_cop.v is changed to eth_defines.v. Some defines were
moved from tb_eth_defines.v to eth_defines.v.		 mohor 7616d 00h /ethmac/tags/rel_27/
285 Binary operator used instead of unary (xnor). mohor 7616d 00h /ethmac/tags/rel_27/
284 Busy was set 2 cycles too late. Reported by Dennis Scott. mohor 7644d 01h /ethmac/tags/rel_27/
283 RxBDAddress was updated also when value to r_TxBDNum was written with
greater value than allowed.		 mohor 7671d 19h /ethmac/tags/rel_27/
281 Tests test_mac_full_duplex_receive 4-7 fixed to proper BD. mohor 7748d 19h /ethmac/tags/rel_27/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.