OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_27/] [bench/] - Rev 189

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
92 Some defines that are used in testbench only were moved to tb_eth_defines.v
file.
mohor 8072d 06h /ethmac/tags/rel_27/bench/
80 Small fixes for external/internal DMA missmatches. mohor 8093d 02h /ethmac/tags/rel_27/bench/
67 EXTERNAL_DMA used instead of WISHBONE_DMA. mohor 8103d 06h /ethmac/tags/rel_27/bench/
66 Testbench fixed, code simplified, unused signals removed. mohor 8103d 12h /ethmac/tags/rel_27/bench/
51 Added separate tests for Multicast, Unicast, Broadcast billditt 8104d 23h /ethmac/tags/rel_27/bench/
49 HASH0 and HASH1 register read/write added. mohor 8106d 23h /ethmac/tags/rel_27/bench/
41 non-DMA host interface added. Select the right configutation in eth_defines. mohor 8113d 05h /ethmac/tags/rel_27/bench/
36 TX_BD_NUM register added instead of the RB_BD_ADDR. mohor 8173d 07h /ethmac/tags/rel_27/bench/
23 Number of addresses (wb_adr_i) minimized. mohor 8223d 08h /ethmac/tags/rel_27/bench/
22 eth_timescale.v changed to timescale.v This is done because of the
simulation of the few cores in a one joined project.
mohor 8223d 10h /ethmac/tags/rel_27/bench/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.