URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_27/] [bench/] [verilog/] - Rev 274

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
274	Backup version. Not fully working.	tadejm	7757d 11h	/ethmac/tags/rel_27/bench/verilog/
267	Full duplex control frames tested.	mohor	7813d 14h	/ethmac/tags/rel_27/bench/verilog/
266	Flow control test almost finished.	mohor	7818d 13h	/ethmac/tags/rel_27/bench/verilog/
263	test_mac_full_duplex_flow_control tests pretty much finished. TEST 0: INSERT CONTROL FRM. WHILE TRANSMITTING NORMAL FRM. AT 4 TX BD ( 10Mbps ) finished. TEST 2: RECEIVE CONTROL FRAMES WITH PASSALL OPTION TURNED OFF AT ONE RX BD ( 10Mbps ) finished.	mohor	7819d 04h	/ethmac/tags/rel_27/bench/verilog/
260	test_mac_full_duplex_flow test 0 finished. Sending the control (PAUSE) frame finished.	mohor	7819d 17h	/ethmac/tags/rel_27/bench/verilog/
254	Temp version.	mohor	7821d 10h	/ethmac/tags/rel_27/bench/verilog/
252	Just some updates.	tadejm	7821d 13h	/ethmac/tags/rel_27/bench/verilog/
243	Late collision is not reported any more.	tadejm	7826d 17h	/ethmac/tags/rel_27/bench/verilog/
227	Changed BIST scan signals.	tadejm	7853d 13h	/ethmac/tags/rel_27/bench/verilog/
223	Some code changed due to bug fixes.	tadejm	7853d 17h	/ethmac/tags/rel_27/bench/verilog/
216	Bist signals added.	mohor	7860d 17h	/ethmac/tags/rel_27/bench/verilog/
209	Just back-up; not completed testbench and some testcases are not wotking properly yet.	tadejm	7862d 17h	/ethmac/tags/rel_27/bench/verilog/
194	Full duplex tests modified and testbench bug repaired.	tadej	7881d 16h	/ethmac/tags/rel_27/bench/verilog/
192	Some additional reports added	tadej	7883d 13h	/ethmac/tags/rel_27/bench/verilog/
191	Bug repaired in eth_phy device	tadej	7883d 13h	/ethmac/tags/rel_27/bench/verilog/
189	Simple testbench that includes eth_cop, eth_host and eth_memory modules. This testbench is used for testing the whole environment. Use tb_ethernet testbench for testing just the ethernet MAC core (many tests).	mohor	7883d 14h	/ethmac/tags/rel_27/bench/verilog/
188	PHY changed.	tadej	7884d 10h	/ethmac/tags/rel_27/bench/verilog/
182	Full duplex test improved.	tadej	7885d 13h	/ethmac/tags/rel_27/bench/verilog/
181	MIIM test look better.	mohor	7885d 15h	/ethmac/tags/rel_27/bench/verilog/
180	Bench outputs data to display every 128 bytes.	mohor	7888d 11h	/ethmac/tags/rel_27/bench/verilog/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_27/] [bench/] [verilog/] - Rev 274

Filtering Options