OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_27/] [bench/] [verilog/] [tb_ethernet_with_cop.v] - Rev 338

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
338 root 5441d 21h /ethmac/tags/rel_27/bench/verilog/tb_ethernet_with_cop.v
335 New directory structure. root 5499d 02h /ethmac/tags/rel_27/bench/verilog/tb_ethernet_with_cop.v
324 This commit was manufactured by cvs2svn to create tag 'rel_27'. 7273d 02h /ethmac/tags/rel_27/bench/verilog/tb_ethernet_with_cop.v
302 mbist signals updated according to newest convention markom 7469d 05h /ethmac/tags/rel_27/bench/verilog/tb_ethernet_with_cop.v
299 Artisan RAMs added. mohor 7527d 00h /ethmac/tags/rel_27/bench/verilog/tb_ethernet_with_cop.v
227 Changed BIST scan signals. tadejm 7832d 19h /ethmac/tags/rel_27/bench/verilog/tb_ethernet_with_cop.v
216 Bist signals added. mohor 7839d 23h /ethmac/tags/rel_27/bench/verilog/tb_ethernet_with_cop.v
189 Simple testbench that includes eth_cop, eth_host and eth_memory modules.
This testbench is used for testing the whole environment. Use tb_ethernet
testbench for testing just the ethernet MAC core (many tests).
mohor 7862d 20h /ethmac/tags/rel_27/bench/verilog/tb_ethernet_with_cop.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.