OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_4/] [bench/] - Rev 92

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
92 Some defines that are used in testbench only were moved to tb_eth_defines.v
file.
mohor 6770d 18h /ethmac/tags/rel_4/bench/
80 Small fixes for external/internal DMA missmatches. mohor 6791d 14h /ethmac/tags/rel_4/bench/
67 EXTERNAL_DMA used instead of WISHBONE_DMA. mohor 6801d 18h /ethmac/tags/rel_4/bench/
66 Testbench fixed, code simplified, unused signals removed. mohor 6802d 00h /ethmac/tags/rel_4/bench/
51 Added separate tests for Multicast, Unicast, Broadcast billditt 6803d 11h /ethmac/tags/rel_4/bench/
49 HASH0 and HASH1 register read/write added. mohor 6805d 11h /ethmac/tags/rel_4/bench/
41 non-DMA host interface added. Select the right configutation in eth_defines. mohor 6811d 17h /ethmac/tags/rel_4/bench/
36 TX_BD_NUM register added instead of the RB_BD_ADDR. mohor 6871d 18h /ethmac/tags/rel_4/bench/
23 Number of addresses (wb_adr_i) minimized. mohor 6921d 20h /ethmac/tags/rel_4/bench/
22 eth_timescale.v changed to timescale.v This is done because of the
simulation of the few cores in a one joined project.
mohor 6921d 22h /ethmac/tags/rel_4/bench/
19 Defines changed (All precede with ETH_). Small changes because some
tools generate warnings when two operands are together. Synchronization
between two clocks domains in eth_wishbonedma.v is changed (due to ASIC
demands).
mohor 6946d 16h /ethmac/tags/rel_4/bench/
17 Signal names changed on the top level for easier pad insertion (ASIC). mohor 6986d 17h /ethmac/tags/rel_4/bench/
15 A define FPGA added to select between Artisan RAM (for ASIC) and Block Ram (For Virtex).
Include files fixed to contain no path.
File names and module names changed ta have a eth_ prologue in the name.
File eth_timescale.v is used to define timescale
All pin names on the top module are changed to contain _I, _O or _OE at the end.
Bidirectional signal MDIO is changed to three signals (Mdc_O, Mdi_I, Mdo_O
and Mdo_OE. The bidirectional signal must be created on the top level. This
is done due to the ASIC tools.
mohor 6995d 16h /ethmac/tags/rel_4/bench/
12 Directory structure changed. Files checked and joind together. mohor 7002d 09h /ethmac/tags/rel_4/bench/

powered by: WebSVN 2.1.0

© copyright 1999-2020 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.