OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_6/] - Rev 138

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
138 Synchronous reset added. mohor 7895d 14h /ethmac/tags/rel_6/
137 Defines for register width added. mii_rst signal in MIIMODER register
changed.
mohor 7895d 14h /ethmac/tags/rel_6/
136 Parameter ResetValue changed to capital letters. mohor 7895d 23h /ethmac/tags/rel_6/
135 New revision. External DMA removed, TX_BD_NUM changed. mohor 7897d 15h /ethmac/tags/rel_6/
134 Register TX_BD_NUM is changed so it contains value of the Tx buffer descriptors. No
need to multiply or devide any more.
mohor 7897d 16h /ethmac/tags/rel_6/
133 - Busy signal was not set on time when scan status operation was performed
and clock was divided with more than 2.
- Nvalid remains valid two more clocks (was previously cleared too soon).
mohor 7897d 17h /ethmac/tags/rel_6/
132 LinkFailRegister is reflecting the status of the PHY's link fail status bit. mohor 7897d 17h /ethmac/tags/rel_6/
131 LinkFail signal was not latching appropriate bit. mohor 7897d 18h /ethmac/tags/rel_6/
130 First draft of the Ethernet design document. Not a finished version. Still many
things missing.
mohor 7897d 18h /ethmac/tags/rel_6/
129 Traffic cop with 2 wishbone master interfaces and 2 wishbona slave
interfaces:
- Host connects to the master interface
- Ethernet master (DMA) connects to the second master interface
- Memory interface connects to the slave interface
- Ethernet slave interface (access to registers and BDs) connects to second
slave interface
mohor 7897d 19h /ethmac/tags/rel_6/
127 WriteRxDataToMemory signal changed so end of frame (when last word is
written to fifo) is changed.
mohor 7917d 17h /ethmac/tags/rel_6/
126 InvalidSymbol generation changed. mohor 7917d 18h /ethmac/tags/rel_6/
125 RxAbort changed. Packets received with MRxErr (from PHY) are also
aborted.
mohor 7917d 18h /ethmac/tags/rel_6/
124 Define ETH_MIIMODER_RST corrected to 0x00000400. mohor 7917d 18h /ethmac/tags/rel_6/
122 ethernet spram added. So far a generic ram and xilinx RAMB4 are used. mohor 7919d 19h /ethmac/tags/rel_6/
121 gsr added for use when ETH_XILINX_RAMB4 define is set. mohor 7919d 19h /ethmac/tags/rel_6/
120 Unused files removed. mohor 7919d 20h /ethmac/tags/rel_6/
119 Ram , used for BDs changed from generic_spram to eth_spram_256x32. mohor 7919d 20h /ethmac/tags/rel_6/
118 ShiftEnded synchronization changed. mohor 7923d 11h /ethmac/tags/rel_6/
117 Clock mrx_clk set to 2.5 MHz. mohor 7923d 22h /ethmac/tags/rel_6/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.