OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_6/] - Rev 213

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
213 Defines changed to have ETH_ prolog.
ETH_WISHBONE_B# define added.
mohor 7867d 16h /ethmac/tags/rel_6
212 Minor $display change. mohor 7867d 16h /ethmac/tags/rel_6
211 Bist added. mohor 7867d 16h /ethmac/tags/rel_6
210 BIST added. mohor 7867d 17h /ethmac/tags/rel_6
209 Just back-up; not completed testbench and some testcases are not
wotking properly yet.
tadejm 7868d 20h /ethmac/tags/rel_6
208 Virtual Silicon RAMs moved to lib directory tadej 7884d 14h /ethmac/tags/rel_6
207 Virtual Silicon RAM support fixed tadej 7884d 14h /ethmac/tags/rel_6
206 Virtual Silicon RAM added to the simulation. mohor 7884d 14h /ethmac/tags/rel_6
205 ETH_VIRTUAL_SILICON_RAM supported. mohor 7884d 15h /ethmac/tags/rel_6
204 ETH_VIRTUAL_SILICON_RAM supported (for ASIC implementation). mohor 7884d 15h /ethmac/tags/rel_6
203 Virtual Silicon RAM might be used in the ASIC implementation of the ethernet
core.
mohor 7884d 15h /ethmac/tags/rel_6
202 CsMiss added. When address between 0x800 and 0xfff is accessed within
Ethernet Core, error acknowledge is generated.
mohor 7887d 16h /ethmac/tags/rel_6
201 Core size added to the document. mohor 7887d 17h /ethmac/tags/rel_6
200 File with lower case checked in instead. mohor 7887d 17h /ethmac/tags/rel_6
199 Datasheet name changed to lower case name. mohor 7887d 17h /ethmac/tags/rel_6
198 Removed file. File with name in lower case will be added instead. mohor 7887d 17h /ethmac/tags/rel_6
197 Ethernet Data Sheet. mohor 7887d 17h /ethmac/tags/rel_6
196 Ethernet product brief. mohor 7887d 18h /ethmac/tags/rel_6
195 Product brief removed because it is the same as Datasheet. mohor 7887d 18h /ethmac/tags/rel_6
194 Full duplex tests modified and testbench bug repaired. tadej 7887d 19h /ethmac/tags/rel_6
193 Temp version (backup). mohor 7887d 20h /ethmac/tags/rel_6
192 Some additional reports added tadej 7889d 15h /ethmac/tags/rel_6
191 Bug repaired in eth_phy device tadej 7889d 15h /ethmac/tags/rel_6
190 Several information added to the file. mohor 7889d 16h /ethmac/tags/rel_6
189 Simple testbench that includes eth_cop, eth_host and eth_memory modules.
This testbench is used for testing the whole environment. Use tb_ethernet
testbench for testing just the ethernet MAC core (many tests).
mohor 7889d 16h /ethmac/tags/rel_6
188 PHY changed. tadej 7890d 13h /ethmac/tags/rel_6
187 _info file added. mohor 7890d 13h /ethmac/tags/rel_6
186 Macro for testbench (DO file). mohor 7890d 14h /ethmac/tags/rel_6
185 Directory keeper. mohor 7890d 14h /ethmac/tags/rel_6
184 Modelsim simulation environment should be ready now. mohor 7890d 14h /ethmac/tags/rel_6

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.