OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_6/] - Rev 358

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
338 root 5466d 21h /ethmac/tags/rel_6
335 New directory structure. root 5524d 02h /ethmac/tags/rel_6
222 This commit was manufactured by cvs2svn to create tag 'rel_6'. 7861d 20h /ethmac/tags/rel_6
221 TxStatus is written after last access to the TX fifo is finished (in case of abort
or retry). TxDone is fixed.		 mohor 7861d 20h /ethmac/tags/rel_6
219 txfifo_cnt and rxfifo_cnt counters width is defined in the eth_define.v file,
TxDone and TxRetry are generated after the current WISHBONE access is
finished.		 mohor 7864d 20h /ethmac/tags/rel_6
218 Typo error fixed. (When using Bist) mohor 7864d 22h /ethmac/tags/rel_6
217 Bist supported. mohor 7864d 22h /ethmac/tags/rel_6
216 Bist signals added. mohor 7864d 22h /ethmac/tags/rel_6
215 Bist supported. mohor 7864d 23h /ethmac/tags/rel_6
214 Signals for WISHBONE B3 compliant interface added. mohor 7865d 19h /ethmac/tags/rel_6
213 Defines changed to have ETH_ prolog.
ETH_WISHBONE_B# define added.		 mohor 7865d 19h /ethmac/tags/rel_6
212 Minor $display change. mohor 7865d 19h /ethmac/tags/rel_6
211 Bist added. mohor 7865d 19h /ethmac/tags/rel_6
210 BIST added. mohor 7865d 19h /ethmac/tags/rel_6
209 Just back-up; not completed testbench and some testcases are not
wotking properly yet.		 tadejm 7866d 23h /ethmac/tags/rel_6
208 Virtual Silicon RAMs moved to lib directory tadej 7882d 17h /ethmac/tags/rel_6
207 Virtual Silicon RAM support fixed tadej 7882d 17h /ethmac/tags/rel_6
206 Virtual Silicon RAM added to the simulation. mohor 7882d 17h /ethmac/tags/rel_6
205 ETH_VIRTUAL_SILICON_RAM supported. mohor 7882d 17h /ethmac/tags/rel_6
204 ETH_VIRTUAL_SILICON_RAM supported (for ASIC implementation). mohor 7882d 18h /ethmac/tags/rel_6
203 Virtual Silicon RAM might be used in the ASIC implementation of the ethernet
core.		 mohor 7882d 18h /ethmac/tags/rel_6
202 CsMiss added. When address between 0x800 and 0xfff is accessed within
Ethernet Core, error acknowledge is generated.		 mohor 7885d 19h /ethmac/tags/rel_6
201 Core size added to the document. mohor 7885d 20h /ethmac/tags/rel_6
200 File with lower case checked in instead. mohor 7885d 20h /ethmac/tags/rel_6
199 Datasheet name changed to lower case name. mohor 7885d 20h /ethmac/tags/rel_6
198 Removed file. File with name in lower case will be added instead. mohor 7885d 20h /ethmac/tags/rel_6
197 Ethernet Data Sheet. mohor 7885d 20h /ethmac/tags/rel_6
196 Ethernet product brief. mohor 7885d 21h /ethmac/tags/rel_6
195 Product brief removed because it is the same as Datasheet. mohor 7885d 21h /ethmac/tags/rel_6
194 Full duplex tests modified and testbench bug repaired. tadej 7885d 21h /ethmac/tags/rel_6

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.