OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_7/] [rtl/] - Rev 22

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
22 eth_timescale.v changed to timescale.v This is done because of the
simulation of the few cores in a one joined project.
mohor 8195d 23h /ethmac/tags/rel_7/rtl/
21 Status signals changed, Adress decoding changed, interrupt controller
added.
mohor 8196d 20h /ethmac/tags/rel_7/rtl/
20 Defines changed (All precede with ETH_). Small changes because some
tools generate warnings when two operands are together. Synchronization
between two clocks domains in eth_wishbonedma.v is changed (due to ASIC
demands).
mohor 8220d 17h /ethmac/tags/rel_7/rtl/
18 Few little NCSIM warnings fixed. mohor 8233d 18h /ethmac/tags/rel_7/rtl/
17 Signal names changed on the top level for easier pad insertion (ASIC). mohor 8260d 18h /ethmac/tags/rel_7/rtl/
16 "else" was missing within the always block in file eth_wishbonedma.v. mohor 8268d 00h /ethmac/tags/rel_7/rtl/
15 A define FPGA added to select between Artisan RAM (for ASIC) and Block Ram (For Virtex).
Include files fixed to contain no path.
File names and module names changed ta have a eth_ prologue in the name.
File eth_timescale.v is used to define timescale
All pin names on the top module are changed to contain _I, _O or _OE at the end.
Bidirectional signal MDIO is changed to three signals (Mdc_O, Mdi_I, Mdo_O
and Mdo_OE. The bidirectional signal must be created on the top level. This
is done due to the ASIC tools.
mohor 8269d 17h /ethmac/tags/rel_7/rtl/
14 Unconnected signals are now connected. mohor 8273d 23h /ethmac/tags/rel_7/rtl/
10 Directory structure changed. Files checked and joind together. mohor 8276d 11h /ethmac/tags/rel_7/rtl/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.