OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_7/] [rtl/] - Rev 338

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
338 root 5467d 06h /ethmac/tags/rel_7/rtl/
335 New directory structure. root 5524d 11h /ethmac/tags/rel_7/rtl/
228 This commit was manufactured by cvs2svn to create tag 'rel_7'. 7858d 04h /ethmac/tags/rel_7/rtl/
227 Changed BIST scan signals. tadejm 7858d 04h /ethmac/tags/rel_7/rtl/
226 Igor added WB burst support and repaired BUG when handling TX under-run and retry. tadejm 7858d 06h /ethmac/tags/rel_7/rtl/
221 TxStatus is written after last access to the TX fifo is finished (in case of abort
or retry). TxDone is fixed.		 mohor 7862d 05h /ethmac/tags/rel_7/rtl/
219 txfifo_cnt and rxfifo_cnt counters width is defined in the eth_define.v file,
TxDone and TxRetry are generated after the current WISHBONE access is
finished.		 mohor 7865d 06h /ethmac/tags/rel_7/rtl/
218 Typo error fixed. (When using Bist) mohor 7865d 08h /ethmac/tags/rel_7/rtl/
214 Signals for WISHBONE B3 compliant interface added. mohor 7866d 04h /ethmac/tags/rel_7/rtl/
213 Defines changed to have ETH_ prolog.
ETH_WISHBONE_B# define added.		 mohor 7866d 04h /ethmac/tags/rel_7/rtl/
212 Minor $display change. mohor 7866d 05h /ethmac/tags/rel_7/rtl/
211 Bist added. mohor 7866d 05h /ethmac/tags/rel_7/rtl/
210 BIST added. mohor 7866d 05h /ethmac/tags/rel_7/rtl/
204 ETH_VIRTUAL_SILICON_RAM supported (for ASIC implementation). mohor 7883d 03h /ethmac/tags/rel_7/rtl/
203 Virtual Silicon RAM might be used in the ASIC implementation of the ethernet
core.		 mohor 7883d 03h /ethmac/tags/rel_7/rtl/
202 CsMiss added. When address between 0x800 and 0xfff is accessed within
Ethernet Core, error acknowledge is generated.		 mohor 7886d 04h /ethmac/tags/rel_7/rtl/
168 CarrierSenseLost bug fixed when operating in full duplex mode. mohor 7894d 06h /ethmac/tags/rel_7/rtl/
167 Sometimes both RxB_IRQ and RxE_IRQ were activated. Bug fixed. mohor 7895d 07h /ethmac/tags/rel_7/rtl/
166 Reception is possible after RxPointer is read and not after BD is read. For
that reason RxBDReady is changed to RxReady.
Busy_IRQ interrupt connected. When there is no RxBD ready and frame
comes, interrupt is generated.		 mohor 7896d 07h /ethmac/tags/rel_7/rtl/
165 HASH improvement needed. mohor 7896d 11h /ethmac/tags/rel_7/rtl/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.