Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_7/] [rtl/] - Rev 363


Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
164 Ethernet debug registers removed. mohor 7239d 00h /ethmac/tags/rel_7/rtl/
161 Error acknowledge is generated when accessing BDs and RST bit in the
MODER register (r_Rst) is set.
mohor 7239d 21h /ethmac/tags/rel_7/rtl/
160 error acknowledge cycle termination added to display. mohor 7239d 22h /ethmac/tags/rel_7/rtl/
159 Async reset for WB_ACK_O removed (when core was in reset, it was
impossible to access BDs).
RxPointers and TxPointers names changed to be more descriptive.
TxUnderRun synchronized.
mohor 7240d 18h /ethmac/tags/rel_7/rtl/
150 Debug registers reg1, 2, 3, 4 connected. Synchronization of many signals
changed (bugs fixed). Access to un-alligned buffers fixed. RxAbort signal
was not used OK.
mohor 7244d 16h /ethmac/tags/rel_7/rtl/
149 Signals related to the control frames connected. Debug registers reg1, 2, 3, 4
mohor 7244d 16h /ethmac/tags/rel_7/rtl/
148 Bug when last byte of destination address was not checked fixed. mohor 7244d 16h /ethmac/tags/rel_7/rtl/
147 ETH_TXCTRL and ETH_RXCTRL registers added. Interrupts related to
the control frames connected.
mohor 7244d 16h /ethmac/tags/rel_7/rtl/
146 CarrierSenseLost status is not set when working in loopback mode. mohor 7244d 16h /ethmac/tags/rel_7/rtl/
145 Defines for control registers added (ETH_TXCTRL and ETH_RXCTRL). mohor 7244d 16h /ethmac/tags/rel_7/rtl/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2022, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.