Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_9/] - Rev 134


Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
134 Register TX_BD_NUM is changed so it contains value of the Tx buffer descriptors. No
need to multiply or devide any more.
mohor 7530d 12h /ethmac/tags/rel_9/
133 - Busy signal was not set on time when scan status operation was performed
and clock was divided with more than 2.
- Nvalid remains valid two more clocks (was previously cleared too soon).
mohor 7530d 13h /ethmac/tags/rel_9/
132 LinkFailRegister is reflecting the status of the PHY's link fail status bit. mohor 7530d 13h /ethmac/tags/rel_9/
131 LinkFail signal was not latching appropriate bit. mohor 7530d 14h /ethmac/tags/rel_9/
130 First draft of the Ethernet design document. Not a finished version. Still many
things missing.
mohor 7530d 14h /ethmac/tags/rel_9/
129 Traffic cop with 2 wishbone master interfaces and 2 wishbona slave
- Host connects to the master interface
- Ethernet master (DMA) connects to the second master interface
- Memory interface connects to the slave interface
- Ethernet slave interface (access to registers and BDs) connects to second
slave interface
mohor 7530d 15h /ethmac/tags/rel_9/
127 WriteRxDataToMemory signal changed so end of frame (when last word is
written to fifo) is changed.
mohor 7550d 13h /ethmac/tags/rel_9/
126 InvalidSymbol generation changed. mohor 7550d 14h /ethmac/tags/rel_9/
125 RxAbort changed. Packets received with MRxErr (from PHY) are also
mohor 7550d 14h /ethmac/tags/rel_9/
124 Define ETH_MIIMODER_RST corrected to 0x00000400. mohor 7550d 15h /ethmac/tags/rel_9/
122 ethernet spram added. So far a generic ram and xilinx RAMB4 are used. mohor 7552d 15h /ethmac/tags/rel_9/
121 gsr added for use when ETH_XILINX_RAMB4 define is set. mohor 7552d 15h /ethmac/tags/rel_9/
120 Unused files removed. mohor 7552d 16h /ethmac/tags/rel_9/
119 Ram , used for BDs changed from generic_spram to eth_spram_256x32. mohor 7552d 16h /ethmac/tags/rel_9/
118 ShiftEnded synchronization changed. mohor 7556d 07h /ethmac/tags/rel_9/
117 Clock mrx_clk set to 2.5 MHz. mohor 7556d 18h /ethmac/tags/rel_9/
116 Testing environment also includes traffic cop, memory interface and host
mohor 7556d 18h /ethmac/tags/rel_9/
115 RxBDAddress takes `ETH_TX_BD_NUM_DEF value after reset. mohor 7557d 16h /ethmac/tags/rel_9/
114 EXTERNAL_DMA removed. External DMA not supported. mohor 7558d 13h /ethmac/tags/rel_9/
113 RxPointer bug fixed. mohor 7565d 05h /ethmac/tags/rel_9/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2023, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.