OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_9/] - Rev 183

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
183 Modelsim environment added. mohor 7883d 15h /ethmac/tags/rel_9/
182 Full duplex test improved. tadej 7884d 15h /ethmac/tags/rel_9/
181 MIIM test look better. mohor 7884d 18h /ethmac/tags/rel_9/
180 Bench outputs data to display every 128 bytes. mohor 7887d 14h /ethmac/tags/rel_9/
179 Beautiful tests merget together mohor 7887d 15h /ethmac/tags/rel_9/
178 Rearanged testcases mohor 7887d 15h /ethmac/tags/rel_9/
177 Bug in MIIM fixed. mohor 7887d 18h /ethmac/tags/rel_9/
176 lists changed to new directory structure mohor 7887d 20h /ethmac/tags/rel_9/
175 Script fixed to new dir structure mohor 7887d 20h /ethmac/tags/rel_9/
174 Directory keeper mohor 7887d 20h /ethmac/tags/rel_9/
173 Keeps the directory mohor 7887d 20h /ethmac/tags/rel_9/
172 NCSIM simulation environment added to cvs mohor 7887d 20h /ethmac/tags/rel_9/
171 NCSIM simulation environment added. mohor 7887d 20h /ethmac/tags/rel_9/
170 Headers changed. mohor 7887d 21h /ethmac/tags/rel_9/
169 New testbench. Thanks to Tadej M - "The Spammer". mohor 7887d 21h /ethmac/tags/rel_9/
168 CarrierSenseLost bug fixed when operating in full duplex mode. mohor 7888d 18h /ethmac/tags/rel_9/
167 Sometimes both RxB_IRQ and RxE_IRQ were activated. Bug fixed. mohor 7889d 19h /ethmac/tags/rel_9/
166 Reception is possible after RxPointer is read and not after BD is read. For
that reason RxBDReady is changed to RxReady.
Busy_IRQ interrupt connected. When there is no RxBD ready and frame
comes, interrupt is generated.		 mohor 7890d 19h /ethmac/tags/rel_9/
165 HASH improvement needed. mohor 7890d 23h /ethmac/tags/rel_9/
164 Ethernet debug registers removed. mohor 7890d 23h /ethmac/tags/rel_9/
163 Another temporary version. Core is almost finished. Testbench not included,
yet"		 mohor 7891d 15h /ethmac/tags/rel_9/
162 Another temporary version. Core is almost finished. Testbench not included,
yet.		 mohor 7891d 15h /ethmac/tags/rel_9/
161 Error acknowledge is generated when accessing BDs and RST bit in the
MODER register (r_Rst) is set.		 mohor 7891d 20h /ethmac/tags/rel_9/
160 error acknowledge cycle termination added to display. mohor 7891d 20h /ethmac/tags/rel_9/
159 Async reset for WB_ACK_O removed (when core was in reset, it was
impossible to access BDs).
RxPointers and TxPointers names changed to be more descriptive.
TxUnderRun synchronized.		 mohor 7892d 17h /ethmac/tags/rel_9/
158 Typo fixed. mohor 7892d 17h /ethmac/tags/rel_9/
157 This testbench will soon be obsolete. Please use tb_ethernet.v mohor 7894d 22h /ethmac/tags/rel_9/
156 Valid testbench. mohor 7894d 22h /ethmac/tags/rel_9/
155 Minor changes. mohor 7894d 22h /ethmac/tags/rel_9/
154 Design document is still under construction. mohor 7895d 22h /ethmac/tags/rel_9/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.