OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_9/] [rtl/] - Rev 168

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
136 Parameter ResetValue changed to capital letters. mohor 7353d 05h /ethmac/tags/rel_9/rtl/
134 Register TX_BD_NUM is changed so it contains value of the Tx buffer descriptors. No
need to multiply or devide any more.
mohor 7354d 22h /ethmac/tags/rel_9/rtl/
133 - Busy signal was not set on time when scan status operation was performed
and clock was divided with more than 2.
- Nvalid remains valid two more clocks (was previously cleared too soon).
mohor 7354d 23h /ethmac/tags/rel_9/rtl/
132 LinkFailRegister is reflecting the status of the PHY's link fail status bit. mohor 7354d 23h /ethmac/tags/rel_9/rtl/
131 LinkFail signal was not latching appropriate bit. mohor 7354d 23h /ethmac/tags/rel_9/rtl/
129 Traffic cop with 2 wishbone master interfaces and 2 wishbona slave
interfaces:
- Host connects to the master interface
- Ethernet master (DMA) connects to the second master interface
- Memory interface connects to the slave interface
- Ethernet slave interface (access to registers and BDs) connects to second
slave interface
mohor 7355d 00h /ethmac/tags/rel_9/rtl/
127 WriteRxDataToMemory signal changed so end of frame (when last word is
written to fifo) is changed.
mohor 7374d 23h /ethmac/tags/rel_9/rtl/
126 InvalidSymbol generation changed. mohor 7374d 23h /ethmac/tags/rel_9/rtl/
125 RxAbort changed. Packets received with MRxErr (from PHY) are also
aborted.
mohor 7374d 23h /ethmac/tags/rel_9/rtl/
122 ethernet spram added. So far a generic ram and xilinx RAMB4 are used. mohor 7377d 01h /ethmac/tags/rel_9/rtl/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2022 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.