OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_9/] [rtl/] - Rev 363

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
338 root 4764d 11h /ethmac/tags/rel_9/rtl/
335 New directory structure. root 4821d 16h /ethmac/tags/rel_9/rtl/
237 This commit was manufactured by cvs2svn to create tag 'rel_9'. 7143d 13h /ethmac/tags/rel_9/rtl/
236 State machine goes from idle to the defer state when CarrierSense is 1. FCS (CRC appending) fixed to check the CrcEn bit also when padding is necessery. mohor 7143d 13h /ethmac/tags/rel_9/rtl/
232 fpga define added. mohor 7149d 07h /ethmac/tags/rel_9/rtl/
229 case changed to casex. mohor 7155d 05h /ethmac/tags/rel_9/rtl/
227 Changed BIST scan signals. tadejm 7155d 09h /ethmac/tags/rel_9/rtl/
226 Igor added WB burst support and repaired BUG when handling TX under-run and retry. tadejm 7155d 10h /ethmac/tags/rel_9/rtl/
221 TxStatus is written after last access to the TX fifo is finished (in case of abort
or retry). TxDone is fixed.
mohor 7159d 10h /ethmac/tags/rel_9/rtl/
219 txfifo_cnt and rxfifo_cnt counters width is defined in the eth_define.v file,
TxDone and TxRetry are generated after the current WISHBONE access is
finished.
mohor 7162d 10h /ethmac/tags/rel_9/rtl/
218 Typo error fixed. (When using Bist) mohor 7162d 12h /ethmac/tags/rel_9/rtl/
214 Signals for WISHBONE B3 compliant interface added. mohor 7163d 09h /ethmac/tags/rel_9/rtl/
213 Defines changed to have ETH_ prolog.
ETH_WISHBONE_B# define added.
mohor 7163d 09h /ethmac/tags/rel_9/rtl/
212 Minor $display change. mohor 7163d 09h /ethmac/tags/rel_9/rtl/
211 Bist added. mohor 7163d 09h /ethmac/tags/rel_9/rtl/
210 BIST added. mohor 7163d 09h /ethmac/tags/rel_9/rtl/
204 ETH_VIRTUAL_SILICON_RAM supported (for ASIC implementation). mohor 7180d 07h /ethmac/tags/rel_9/rtl/
203 Virtual Silicon RAM might be used in the ASIC implementation of the ethernet
core.
mohor 7180d 07h /ethmac/tags/rel_9/rtl/
202 CsMiss added. When address between 0x800 and 0xfff is accessed within
Ethernet Core, error acknowledge is generated.
mohor 7183d 09h /ethmac/tags/rel_9/rtl/
168 CarrierSenseLost bug fixed when operating in full duplex mode. mohor 7191d 11h /ethmac/tags/rel_9/rtl/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2022 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.