Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_9/] [rtl/] - Rev 363


Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
167 Sometimes both RxB_IRQ and RxE_IRQ were activated. Bug fixed. mohor 7237d 05h /ethmac/tags/rel_9/rtl/
166 Reception is possible after RxPointer is read and not after BD is read. For
that reason RxBDReady is changed to RxReady.
Busy_IRQ interrupt connected. When there is no RxBD ready and frame
comes, interrupt is generated.
mohor 7238d 05h /ethmac/tags/rel_9/rtl/
165 HASH improvement needed. mohor 7238d 08h /ethmac/tags/rel_9/rtl/
164 Ethernet debug registers removed. mohor 7238d 09h /ethmac/tags/rel_9/rtl/
161 Error acknowledge is generated when accessing BDs and RST bit in the
MODER register (r_Rst) is set.
mohor 7239d 06h /ethmac/tags/rel_9/rtl/
160 error acknowledge cycle termination added to display. mohor 7239d 06h /ethmac/tags/rel_9/rtl/
159 Async reset for WB_ACK_O removed (when core was in reset, it was
impossible to access BDs).
RxPointers and TxPointers names changed to be more descriptive.
TxUnderRun synchronized.
mohor 7240d 03h /ethmac/tags/rel_9/rtl/
150 Debug registers reg1, 2, 3, 4 connected. Synchronization of many signals
changed (bugs fixed). Access to un-alligned buffers fixed. RxAbort signal
was not used OK.
mohor 7244d 00h /ethmac/tags/rel_9/rtl/
149 Signals related to the control frames connected. Debug registers reg1, 2, 3, 4
mohor 7244d 00h /ethmac/tags/rel_9/rtl/
148 Bug when last byte of destination address was not checked fixed. mohor 7244d 00h /ethmac/tags/rel_9/rtl/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2022, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.