OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [trunk/] - Rev 351

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
351 Turn defines into parameters in eth_cop olof 3841d 12h /ethmac/trunk/
350 Turn M[1-2]_ADDRESSED_S[1-2] defines into wires olof 3841d 12h /ethmac/trunk/
349 Make all parameters configurable from top level olof 3842d 13h /ethmac/trunk/
348 Added option to dump VCD files olof 3843d 12h /ethmac/trunk/
347 Added information about running with Icarus Verilog olof 3843d 12h /ethmac/trunk/
346 Updated project location olof 3843d 15h /ethmac/trunk/
345 Temporarily disable failing tests olof 3843d 16h /ethmac/trunk/
344 bit 9 in phy control register is self clearing olof 3849d 18h /ethmac/trunk/
343 Address miss should not be asserted on short frames olof 3853d 14h /ethmac/trunk/
342 Added cast to avoid inequality when comparing different data types olof 3853d 14h /ethmac/trunk/
341 Reset AdressMiss signal on new frames to prevent reporting the old status if new frame is short olof 3853d 14h /ethmac/trunk/
340 Don't fail if log dir already exists olof 3854d 12h /ethmac/trunk/
339 Added basic support for Icarus Verilog olof 3855d 11h /ethmac/trunk/
338 root 4647d 17h /ethmac/trunk/
335 New directory structure. root 4704d 22h /ethernet/trunk/
334 Minor fixes for Icarus simulator. igorm 6153d 00h /trunk/
333 Some small fixes + some troubles fixed. igorm 6153d 12h /trunk/
332 Case statement improved for synthesys. igorm 6166d 17h /trunk/
331 Tests for delayed CRC and defer indication added. igorm 6181d 19h /trunk/
330 Warning fixes. igorm 6181d 19h /trunk/
329 Defer indication fixed. igorm 6181d 21h /trunk/
328 Delayed CRC fixed. igorm 6181d 21h /trunk/
327 Defer indication fixed. igorm 6181d 21h /trunk/
326 Delayed CRC fixed. igorm 6181d 21h /trunk/
325 Defer indication fixed. igorm 6181d 21h /trunk/
323 Accidently deleted line put back. igorm 6478d 22h /trunk/
321 - Bug connected to the TX_BD_NUM_Wr signal fixed (bug came in with the
previous update of the core.
- TxBDAddress is set to 0 after the TX is enabled in the MODER register.
- RxBDAddress is set to r_TxBDNum<<1 after the RX is enabled in the MODER
register. (thanks to Mathias and Torbjorn)
- Multicast reception was fixed. Thanks to Ulrich Gries
igorm 6482d 17h /trunk/
320 TX_BD_NUM_Wr error fixed. Error was entered with the last check-in. igorm 6482d 20h /trunk/
319 Latest Ethernet IP core testbench. tadejm 6513d 16h /trunk/
318 Latest Ethernet IP core testbench. tadejm 6513d 16h /trunk/

powered by: WebSVN 2.1.0

© copyright 1999-2022 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.