OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [trunk/] - Rev 88

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
88 rx_fifo was not always cleared ok. Fixed. mohor 7569d 05h /ethmac/trunk/
87 Status was not latched correctly sometimes. Fixed. mohor 7569d 07h /ethmac/trunk/
86 Big Endian problem when sending frames fixed. mohor 7570d 14h /ethmac/trunk/
85 Log info was missing. mohor 7576d 00h /ethmac/trunk/
84 LinkFail signal was not latching appropriate bit. mohor 7576d 00h /ethmac/trunk/
83 MAC address recognition was not correct (bytes swaped). mohor 7576d 00h /ethmac/trunk/
82 Byte ordering changed (Big Endian used). casex changed with case because
Xilinx Foundation had problems. Tested in HW. It WORKS.
mohor 7576d 02h /ethmac/trunk/
81 Typos fixed, INT_SOURCE and INT_MASK registers changed. mohor 7576d 02h /ethmac/trunk/
80 Small fixes for external/internal DMA missmatches. mohor 7580d 04h /ethmac/trunk/
79 RetryCntLatched was unused and removed from design mohor 7580d 04h /ethmac/trunk/
78 WB_SEL_I was unused and removed from design mohor 7580d 04h /ethmac/trunk/
77 Interrupts changed mohor 7580d 04h /ethmac/trunk/
76 Interrupts changed in the top file mohor 7580d 04h /ethmac/trunk/
75 r_Bro is used for accepting/denying frames mohor 7580d 05h /ethmac/trunk/
74 Reset values are passed to registers through parameters mohor 7580d 05h /ethmac/trunk/
73 Number of interrupts changed mohor 7580d 05h /ethmac/trunk/
72 Retry is not activated when a Tx Underrun occured mohor 7584d 08h /ethmac/trunk/
71 Address recognition system added. Buffer Descriptors changed. DMA section
changed. Ports changed.
mohor 7588d 09h /ethmac/trunk/
70 Small fixes. mohor 7588d 10h /ethmac/trunk/
69 Define missmatch fixed. mohor 7589d 07h /ethmac/trunk/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2022 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.