OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [trunk/] [bench/] [verilog/] - Rev 356

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
356 Rename eth_defines.v to ethmac_defines.v to fit better into OpenCores project structure olof 4642d 11h /ethmac/trunk/bench/verilog
348 Added option to dump VCD files olof 4659d 10h /ethmac/trunk/bench/verilog
346 Updated project location olof 4659d 13h /ethmac/trunk/bench/verilog
345 Temporarily disable failing tests olof 4659d 14h /ethmac/trunk/bench/verilog
344 bit 9 in phy control register is self clearing olof 4665d 16h /ethmac/trunk/bench/verilog
343 Address miss should not be asserted on short frames olof 4669d 12h /ethmac/trunk/bench/verilog
342 Added cast to avoid inequality when comparing different data types olof 4669d 12h /ethmac/trunk/bench/verilog
338 root 5463d 15h /ethmac/trunk/bench/verilog
335 New directory structure. root 5520d 20h /ethmac/trunk/bench/verilog
334 Minor fixes for Icarus simulator. igorm 6968d 22h /ethmac/trunk/bench/verilog
331 Tests for delayed CRC and defer indication added. igorm 6997d 17h /ethmac/trunk/bench/verilog
318 Latest Ethernet IP core testbench. tadejm 7329d 14h /ethmac/trunk/bench/verilog
315 Updated testbench. Some more testcases, some repaired. tadejm 7441d 18h /ethmac/trunk/bench/verilog
302 mbist signals updated according to newest convention markom 7490d 23h /ethmac/trunk/bench/verilog
299 Artisan RAMs added. mohor 7548d 18h /ethmac/trunk/bench/verilog
286 Define file in eth_cop.v is changed to eth_defines.v. Some defines were
moved from tb_eth_defines.v to eth_defines.v.		 mohor 7616d 18h /ethmac/trunk/bench/verilog
281 Tests test_mac_full_duplex_receive 4-7 fixed to proper BD. mohor 7749d 14h /ethmac/trunk/bench/verilog
279 Underrun test fixed. Many other tests fixed. mohor 7750d 17h /ethmac/trunk/bench/verilog
274 Backup version. Not fully working. tadejm 7758d 11h /ethmac/trunk/bench/verilog
267 Full duplex control frames tested. mohor 7814d 14h /ethmac/trunk/bench/verilog

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.