OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [trunk/] [bench/] [verilog/] [tb_eth_top.v] - Rev 345

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
338 root 4156d 02h /ethmac/trunk/bench/verilog/tb_eth_top.v
335 New directory structure. root 4213d 07h /ethmac/trunk/bench/verilog/tb_eth_top.v
157 This testbench will soon be obsolete. Please use tb_ethernet.v mohor 6589d 06h /ethmac/trunk/bench/verilog/tb_eth_top.v
108 Testbench supports unaligned accesses. mohor 6715d 07h /ethmac/trunk/bench/verilog/tb_eth_top.v
80 Small fixes for external/internal DMA missmatches. mohor 6781d 00h /ethmac/trunk/bench/verilog/tb_eth_top.v
67 EXTERNAL_DMA used instead of WISHBONE_DMA. mohor 6791d 04h /ethmac/trunk/bench/verilog/tb_eth_top.v
66 Testbench fixed, code simplified, unused signals removed. mohor 6791d 10h /ethmac/trunk/bench/verilog/tb_eth_top.v
51 Added separate tests for Multicast, Unicast, Broadcast billditt 6792d 21h /ethmac/trunk/bench/verilog/tb_eth_top.v
49 HASH0 and HASH1 register read/write added. mohor 6794d 21h /ethmac/trunk/bench/verilog/tb_eth_top.v
41 non-DMA host interface added. Select the right configutation in eth_defines. mohor 6801d 03h /ethmac/trunk/bench/verilog/tb_eth_top.v
36 TX_BD_NUM register added instead of the RB_BD_ADDR. mohor 6861d 05h /ethmac/trunk/bench/verilog/tb_eth_top.v
23 Number of addresses (wb_adr_i) minimized. mohor 6911d 06h /ethmac/trunk/bench/verilog/tb_eth_top.v
22 eth_timescale.v changed to timescale.v This is done because of the
simulation of the few cores in a one joined project.
mohor 6911d 09h /ethmac/trunk/bench/verilog/tb_eth_top.v
19 Defines changed (All precede with ETH_). Small changes because some
tools generate warnings when two operands are together. Synchronization
between two clocks domains in eth_wishbonedma.v is changed (due to ASIC
demands).
mohor 6936d 02h /ethmac/trunk/bench/verilog/tb_eth_top.v
17 Signal names changed on the top level for easier pad insertion (ASIC). mohor 6976d 03h /ethmac/trunk/bench/verilog/tb_eth_top.v
15 A define FPGA added to select between Artisan RAM (for ASIC) and Block Ram (For Virtex).
Include files fixed to contain no path.
File names and module names changed ta have a eth_ prologue in the name.
File eth_timescale.v is used to define timescale
All pin names on the top module are changed to contain _I, _O or _OE at the end.
Bidirectional signal MDIO is changed to three signals (Mdc_O, Mdi_I, Mdo_O
and Mdo_OE. The bidirectional signal must be created on the top level. This
is done due to the ASIC tools.
mohor 6985d 03h /ethmac/trunk/bench/verilog/tb_eth_top.v

powered by: WebSVN 2.1.0

© copyright 1999-2020 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.