OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [trunk/] [bench/] [verilog/] [tb_ethernet.v] - Rev 348

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
260 test_mac_full_duplex_flow test 0 finished. Sending the control (PAUSE) frame
finished.
mohor 7904d 16h /ethmac/trunk/bench/verilog/tb_ethernet.v
254 Temp version. mohor 7906d 09h /ethmac/trunk/bench/verilog/tb_ethernet.v
252 Just some updates. tadejm 7906d 12h /ethmac/trunk/bench/verilog/tb_ethernet.v
243 Late collision is not reported any more. tadejm 7911d 17h /ethmac/trunk/bench/verilog/tb_ethernet.v
227 Changed BIST scan signals. tadejm 7938d 13h /ethmac/trunk/bench/verilog/tb_ethernet.v
223 Some code changed due to bug fixes. tadejm 7938d 16h /ethmac/trunk/bench/verilog/tb_ethernet.v
209 Just back-up; not completed testbench and some testcases are not
wotking properly yet.
tadejm 7947d 17h /ethmac/trunk/bench/verilog/tb_ethernet.v
194 Full duplex tests modified and testbench bug repaired. tadej 7966d 15h /ethmac/trunk/bench/verilog/tb_ethernet.v
192 Some additional reports added tadej 7968d 12h /ethmac/trunk/bench/verilog/tb_ethernet.v
182 Full duplex test improved. tadej 7970d 12h /ethmac/trunk/bench/verilog/tb_ethernet.v

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.