OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [trunk/] [rtl/] - Rev 132

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
132 LinkFailRegister is reflecting the status of the PHY's link fail status bit. mohor 7919d 10h /ethmac/trunk/rtl/
131 LinkFail signal was not latching appropriate bit. mohor 7919d 10h /ethmac/trunk/rtl/
129 Traffic cop with 2 wishbone master interfaces and 2 wishbona slave
interfaces:
- Host connects to the master interface
- Ethernet master (DMA) connects to the second master interface
- Memory interface connects to the slave interface
- Ethernet slave interface (access to registers and BDs) connects to second
slave interface		 mohor 7919d 11h /ethmac/trunk/rtl/
127 WriteRxDataToMemory signal changed so end of frame (when last word is
written to fifo) is changed.		 mohor 7939d 10h /ethmac/trunk/rtl/
126 InvalidSymbol generation changed. mohor 7939d 10h /ethmac/trunk/rtl/
125 RxAbort changed. Packets received with MRxErr (from PHY) are also
aborted.		 mohor 7939d 10h /ethmac/trunk/rtl/
122 ethernet spram added. So far a generic ram and xilinx RAMB4 are used. mohor 7941d 12h /ethmac/trunk/rtl/
120 Unused files removed. mohor 7941d 13h /ethmac/trunk/rtl/
119 Ram , used for BDs changed from generic_spram to eth_spram_256x32. mohor 7941d 13h /ethmac/trunk/rtl/
118 ShiftEnded synchronization changed. mohor 7945d 04h /ethmac/trunk/rtl/
115 RxBDAddress takes `ETH_TX_BD_NUM_DEF value after reset. mohor 7946d 12h /ethmac/trunk/rtl/
114 EXTERNAL_DMA removed. External DMA not supported. mohor 7947d 09h /ethmac/trunk/rtl/
113 RxPointer bug fixed. mohor 7954d 01h /ethmac/trunk/rtl/
112 Previous bug wasn't succesfully removed. Now fixed. mohor 7954d 15h /ethmac/trunk/rtl/
111 Master state machine had a bug when switching from master write to
master read.		 mohor 7955d 04h /ethmac/trunk/rtl/
110 m_wb_cyc_o signal released after every single transfer. mohor 7955d 08h /ethmac/trunk/rtl/
109 Comment removed. mohor 7955d 08h /ethmac/trunk/rtl/
106 Outputs registered. Reset changed for eth_wishbone module. mohor 8022d 18h /ethmac/trunk/rtl/
105 Compiler directives added. Tx and Rx fifo size incremented. A "late collision"
bug fixed.		 mohor 8031d 19h /ethmac/trunk/rtl/
104 FCS should not be included in NibbleMinFl. mohor 8033d 13h /ethmac/trunk/rtl/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.