OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [trunk/] [rtl/] - Rev 143

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
143 Only values smaller or equal to 0x80 can be written to TX_BD_NUM register.
r_TxEn and r_RxEn depend on the limit values of the TX_BD_NUMOut.
mohor 7911d 06h /ethmac/trunk/rtl/
141 Syntax error fixed. mohor 7913d 23h /ethmac/trunk/rtl/
140 Syntax error fixed. mohor 7913d 23h /ethmac/trunk/rtl/
139 Synchronous reset added to all registers. Defines used for width. r_MiiMRst
changed from bit position 10 to 9.
mohor 7913d 23h /ethmac/trunk/rtl/
138 Synchronous reset added. mohor 7914d 00h /ethmac/trunk/rtl/
137 Defines for register width added. mii_rst signal in MIIMODER register
changed.
mohor 7914d 00h /ethmac/trunk/rtl/
136 Parameter ResetValue changed to capital letters. mohor 7914d 09h /ethmac/trunk/rtl/
134 Register TX_BD_NUM is changed so it contains value of the Tx buffer descriptors. No
need to multiply or devide any more.
mohor 7916d 02h /ethmac/trunk/rtl/
133 - Busy signal was not set on time when scan status operation was performed
and clock was divided with more than 2.
- Nvalid remains valid two more clocks (was previously cleared too soon).
mohor 7916d 03h /ethmac/trunk/rtl/
132 LinkFailRegister is reflecting the status of the PHY's link fail status bit. mohor 7916d 03h /ethmac/trunk/rtl/
131 LinkFail signal was not latching appropriate bit. mohor 7916d 03h /ethmac/trunk/rtl/
129 Traffic cop with 2 wishbone master interfaces and 2 wishbona slave
interfaces:
- Host connects to the master interface
- Ethernet master (DMA) connects to the second master interface
- Memory interface connects to the slave interface
- Ethernet slave interface (access to registers and BDs) connects to second
slave interface
mohor 7916d 04h /ethmac/trunk/rtl/
127 WriteRxDataToMemory signal changed so end of frame (when last word is
written to fifo) is changed.
mohor 7936d 03h /ethmac/trunk/rtl/
126 InvalidSymbol generation changed. mohor 7936d 03h /ethmac/trunk/rtl/
125 RxAbort changed. Packets received with MRxErr (from PHY) are also
aborted.
mohor 7936d 03h /ethmac/trunk/rtl/
122 ethernet spram added. So far a generic ram and xilinx RAMB4 are used. mohor 7938d 05h /ethmac/trunk/rtl/
120 Unused files removed. mohor 7938d 06h /ethmac/trunk/rtl/
119 Ram , used for BDs changed from generic_spram to eth_spram_256x32. mohor 7938d 06h /ethmac/trunk/rtl/
118 ShiftEnded synchronization changed. mohor 7941d 21h /ethmac/trunk/rtl/
115 RxBDAddress takes `ETH_TX_BD_NUM_DEF value after reset. mohor 7943d 06h /ethmac/trunk/rtl/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.