Subversion Repositories ethmac

[/] [ethmac/] [trunk/] [rtl/] - Rev 148


Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
148 Bug when last byte of destination address was not checked fixed. mohor 7289d 05h /ethmac/trunk/rtl/
147 ETH_TXCTRL and ETH_RXCTRL registers added. Interrupts related to
the control frames connected.
mohor 7289d 05h /ethmac/trunk/rtl/
146 CarrierSenseLost status is not set when working in loopback mode. mohor 7289d 05h /ethmac/trunk/rtl/
145 Defines for control registers added (ETH_TXCTRL and ETH_RXCTRL). mohor 7289d 05h /ethmac/trunk/rtl/
143 Only values smaller or equal to 0x80 can be written to TX_BD_NUM register.
r_TxEn and r_RxEn depend on the limit values of the TX_BD_NUMOut.
mohor 7305d 08h /ethmac/trunk/rtl/
141 Syntax error fixed. mohor 7308d 01h /ethmac/trunk/rtl/
140 Syntax error fixed. mohor 7308d 02h /ethmac/trunk/rtl/
139 Synchronous reset added to all registers. Defines used for width. r_MiiMRst
changed from bit position 10 to 9.
mohor 7308d 02h /ethmac/trunk/rtl/
138 Synchronous reset added. mohor 7308d 02h /ethmac/trunk/rtl/
137 Defines for register width added. mii_rst signal in MIIMODER register
mohor 7308d 02h /ethmac/trunk/rtl/
136 Parameter ResetValue changed to capital letters. mohor 7308d 11h /ethmac/trunk/rtl/
134 Register TX_BD_NUM is changed so it contains value of the Tx buffer descriptors. No
need to multiply or devide any more.
mohor 7310d 04h /ethmac/trunk/rtl/
133 - Busy signal was not set on time when scan status operation was performed
and clock was divided with more than 2.
- Nvalid remains valid two more clocks (was previously cleared too soon).
mohor 7310d 05h /ethmac/trunk/rtl/
132 LinkFailRegister is reflecting the status of the PHY's link fail status bit. mohor 7310d 05h /ethmac/trunk/rtl/
131 LinkFail signal was not latching appropriate bit. mohor 7310d 06h /ethmac/trunk/rtl/
129 Traffic cop with 2 wishbone master interfaces and 2 wishbona slave
- Host connects to the master interface
- Ethernet master (DMA) connects to the second master interface
- Memory interface connects to the slave interface
- Ethernet slave interface (access to registers and BDs) connects to second
slave interface
mohor 7310d 07h /ethmac/trunk/rtl/
127 WriteRxDataToMemory signal changed so end of frame (when last word is
written to fifo) is changed.
mohor 7330d 05h /ethmac/trunk/rtl/
126 InvalidSymbol generation changed. mohor 7330d 06h /ethmac/trunk/rtl/
125 RxAbort changed. Packets received with MRxErr (from PHY) are also
mohor 7330d 06h /ethmac/trunk/rtl/
122 ethernet spram added. So far a generic ram and xilinx RAMB4 are used. mohor 7332d 07h /ethmac/trunk/rtl/
120 Unused files removed. mohor 7332d 08h /ethmac/trunk/rtl/
119 Ram , used for BDs changed from generic_spram to eth_spram_256x32. mohor 7332d 08h /ethmac/trunk/rtl/
118 ShiftEnded synchronization changed. mohor 7335d 23h /ethmac/trunk/rtl/
115 RxBDAddress takes `ETH_TX_BD_NUM_DEF value after reset. mohor 7337d 08h /ethmac/trunk/rtl/
114 EXTERNAL_DMA removed. External DMA not supported. mohor 7338d 05h /ethmac/trunk/rtl/
113 RxPointer bug fixed. mohor 7344d 21h /ethmac/trunk/rtl/
112 Previous bug wasn't succesfully removed. Now fixed. mohor 7345d 11h /ethmac/trunk/rtl/
111 Master state machine had a bug when switching from master write to
master read.
mohor 7346d 00h /ethmac/trunk/rtl/
110 m_wb_cyc_o signal released after every single transfer. mohor 7346d 03h /ethmac/trunk/rtl/
109 Comment removed. mohor 7346d 04h /ethmac/trunk/rtl/

powered by: WebSVN 2.1.0

© copyright 1999-2022, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.