OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [trunk/] [rtl/] - Rev 338

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
338 root 3851d 16h /ethmac/trunk/rtl/
335 New directory structure. root 3908d 21h /ethmac/trunk/rtl/
333 Some small fixes + some troubles fixed. igorm 5357d 11h /ethmac/trunk/rtl/
332 Case statement improved for synthesys. igorm 5370d 17h /ethmac/trunk/rtl/
330 Warning fixes. igorm 5385d 18h /ethmac/trunk/rtl/
329 Defer indication fixed. igorm 5385d 20h /ethmac/trunk/rtl/
328 Delayed CRC fixed. igorm 5385d 20h /ethmac/trunk/rtl/
327 Defer indication fixed. igorm 5385d 20h /ethmac/trunk/rtl/
326 Delayed CRC fixed. igorm 5385d 20h /ethmac/trunk/rtl/
325 Defer indication fixed. igorm 5385d 21h /ethmac/trunk/rtl/
323 Accidently deleted line put back. igorm 5682d 21h /ethmac/trunk/rtl/
321 - Bug connected to the TX_BD_NUM_Wr signal fixed (bug came in with the
previous update of the core.
- TxBDAddress is set to 0 after the TX is enabled in the MODER register.
- RxBDAddress is set to r_TxBDNum<<1 after the RX is enabled in the MODER
register. (thanks to Mathias and Torbjorn)
- Multicast reception was fixed. Thanks to Ulrich Gries
igorm 5686d 16h /ethmac/trunk/rtl/
320 TX_BD_NUM_Wr error fixed. Error was entered with the last check-in. igorm 5686d 20h /ethmac/trunk/rtl/
317 Multicast detection fixed. Only the LSB of the first byte is checked. igorm 5726d 22h /ethmac/trunk/rtl/
312 Corrected address mismatch for xilinx RAMB4_S8 model which has wider address than RAMB4_S16. tadejm 5829d 19h /ethmac/trunk/rtl/
306 Lapsus fixed (!we -> ~we). simons 5830d 16h /ethmac/trunk/rtl/
304 WISHBONE slave changed and tested from only 32-bit accesss to byte access. tadejm 5852d 13h /ethmac/trunk/rtl/
302 mbist signals updated according to newest convention markom 5879d 00h /ethmac/trunk/rtl/
301 Update RxEnSync only when mrxdv_pad_i is inactive (LOW). knguyen 5889d 16h /ethmac/trunk/rtl/
297 Artisan ram instance added. simons 5942d 15h /ethmac/trunk/rtl/
288 This file was not part of the RTL before, but it should be here. simons 5978d 16h /ethmac/trunk/rtl/
286 Define file in eth_cop.v is changed to eth_defines.v. Some defines were
moved from tb_eth_defines.v to eth_defines.v.
mohor 6004d 19h /ethmac/trunk/rtl/
285 Binary operator used instead of unary (xnor). mohor 6004d 20h /ethmac/trunk/rtl/
284 Busy was set 2 cycles too late. Reported by Dennis Scott. mohor 6032d 21h /ethmac/trunk/rtl/
283 RxBDAddress was updated also when value to r_TxBDNum was written with
greater value than allowed.
mohor 6060d 15h /ethmac/trunk/rtl/
280 Reset has priority in some flipflops. mohor 6138d 16h /ethmac/trunk/rtl/
278 A new bug (entered with previous update) fixed. When abort occured sometimes
data transmission was blocked.
mohor 6138d 18h /ethmac/trunk/rtl/
277 When padding was enabled and crc disabled, frame was not ended correctly. mohor 6138d 18h /ethmac/trunk/rtl/
276 Defer indication changed. tadejm 6138d 18h /ethmac/trunk/rtl/
275 Fix MTxErr or prevent sending too big frames. mohor 6145d 22h /ethmac/trunk/rtl/

powered by: WebSVN 2.1.0

© copyright 1999-2019 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.