OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [trunk/] [rtl/] - Rev 350

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
350 Turn M[1-2]_ADDRESSED_S[1-2] defines into wires olof 3958d 11h /ethmac/trunk/rtl/
349 Make all parameters configurable from top level olof 3959d 12h /ethmac/trunk/rtl/
346 Updated project location olof 3960d 14h /ethmac/trunk/rtl/
341 Reset AdressMiss signal on new frames to prevent reporting the old status if new frame is short olof 3970d 14h /ethmac/trunk/rtl/
338 root 4764d 16h /ethmac/trunk/rtl/
335 New directory structure. root 4821d 21h /ethmac/trunk/rtl/
333 Some small fixes + some troubles fixed. igorm 6270d 11h /ethmac/trunk/rtl/
332 Case statement improved for synthesys. igorm 6283d 17h /ethmac/trunk/rtl/
330 Warning fixes. igorm 6298d 18h /ethmac/trunk/rtl/
329 Defer indication fixed. igorm 6298d 20h /ethmac/trunk/rtl/
328 Delayed CRC fixed. igorm 6298d 20h /ethmac/trunk/rtl/
327 Defer indication fixed. igorm 6298d 20h /ethmac/trunk/rtl/
326 Delayed CRC fixed. igorm 6298d 20h /ethmac/trunk/rtl/
325 Defer indication fixed. igorm 6298d 21h /ethmac/trunk/rtl/
323 Accidently deleted line put back. igorm 6595d 21h /ethmac/trunk/rtl/
321 - Bug connected to the TX_BD_NUM_Wr signal fixed (bug came in with the
previous update of the core.
- TxBDAddress is set to 0 after the TX is enabled in the MODER register.
- RxBDAddress is set to r_TxBDNum<<1 after the RX is enabled in the MODER
register. (thanks to Mathias and Torbjorn)
- Multicast reception was fixed. Thanks to Ulrich Gries
igorm 6599d 16h /ethmac/trunk/rtl/
320 TX_BD_NUM_Wr error fixed. Error was entered with the last check-in. igorm 6599d 20h /ethmac/trunk/rtl/
317 Multicast detection fixed. Only the LSB of the first byte is checked. igorm 6639d 22h /ethmac/trunk/rtl/
312 Corrected address mismatch for xilinx RAMB4_S8 model which has wider address than RAMB4_S16. tadejm 6742d 19h /ethmac/trunk/rtl/
306 Lapsus fixed (!we -> ~we). simons 6743d 16h /ethmac/trunk/rtl/
304 WISHBONE slave changed and tested from only 32-bit accesss to byte access. tadejm 6765d 13h /ethmac/trunk/rtl/
302 mbist signals updated according to newest convention markom 6791d 23h /ethmac/trunk/rtl/
301 Update RxEnSync only when mrxdv_pad_i is inactive (LOW). knguyen 6802d 16h /ethmac/trunk/rtl/
297 Artisan ram instance added. simons 6855d 15h /ethmac/trunk/rtl/
288 This file was not part of the RTL before, but it should be here. simons 6891d 16h /ethmac/trunk/rtl/
286 Define file in eth_cop.v is changed to eth_defines.v. Some defines were
moved from tb_eth_defines.v to eth_defines.v.
mohor 6917d 19h /ethmac/trunk/rtl/
285 Binary operator used instead of unary (xnor). mohor 6917d 20h /ethmac/trunk/rtl/
284 Busy was set 2 cycles too late. Reported by Dennis Scott. mohor 6945d 21h /ethmac/trunk/rtl/
283 RxBDAddress was updated also when value to r_TxBDNum was written with
greater value than allowed.
mohor 6973d 15h /ethmac/trunk/rtl/
280 Reset has priority in some flipflops. mohor 7051d 16h /ethmac/trunk/rtl/

powered by: WebSVN 2.1.0

© copyright 1999-2022 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.