OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [trunk/] [rtl/] - Rev 61

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
37 Link in the header changed. mohor 8128d 05h /ethmac/trunk/rtl/
34 RX_BD_NUM changed to TX_BD_NUM (holds number of TX descriptors
instead of the number of RX descriptors).
mohor 8177d 01h /ethmac/trunk/rtl/
33 ETH_RX_BD_ADR register deleted. ETH_RX_BD_NUM is used instead. mohor 8177d 05h /ethmac/trunk/rtl/
32 ETH_RX_BD_ADR register deleted. ETH_RX_BD_NUM is used instead. mohor 8177d 05h /ethmac/trunk/rtl/
29 Generic memory model is used. Defines are changed for the same reason. mohor 8199d 01h /ethmac/trunk/rtl/
24 Log file added. mohor 8224d 04h /ethmac/trunk/rtl/
23 Number of addresses (wb_adr_i) minimized. mohor 8224d 04h /ethmac/trunk/rtl/
22 eth_timescale.v changed to timescale.v This is done because of the
simulation of the few cores in a one joined project.
mohor 8224d 07h /ethmac/trunk/rtl/
21 Status signals changed, Adress decoding changed, interrupt controller
added.
mohor 8225d 03h /ethmac/trunk/rtl/
20 Defines changed (All precede with ETH_). Small changes because some
tools generate warnings when two operands are together. Synchronization
between two clocks domains in eth_wishbonedma.v is changed (due to ASIC
demands).
mohor 8249d 01h /ethmac/trunk/rtl/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.