OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [trunk/] [rtl/] - Rev 72

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
72 Retry is not activated when a Tx Underrun occured mohor 8091d 11h /ethmac/trunk/rtl/
70 Small fixes. mohor 8095d 13h /ethmac/trunk/rtl/
69 Define missmatch fixed. mohor 8096d 10h /ethmac/trunk/rtl/
68 Registered trimmed. Unused registers removed. mohor 8097d 10h /ethmac/trunk/rtl/
67 EXTERNAL_DMA used instead of WISHBONE_DMA. mohor 8097d 11h /ethmac/trunk/rtl/
65 Testbench fixed, code simplified, unused signals removed. mohor 8097d 17h /ethmac/trunk/rtl/
64 Status was not written correctly when frames were discarted because of
address mismatch.
mohor 8098d 07h /ethmac/trunk/rtl/
63 RxAbort is connected differently. mohor 8098d 10h /ethmac/trunk/rtl/
62 RxAbort is an output. No need to have is declared as wire. mohor 8098d 10h /ethmac/trunk/rtl/
61 RxStartFrm cleared when abort or retry comes. mohor 8098d 12h /ethmac/trunk/rtl/
60 Changes that were lost when updating from 1.5 to 1.8 fixed. mohor 8098d 12h /ethmac/trunk/rtl/
59 Changes that were lost when updating from 1.11 to 1.14 fixed. mohor 8098d 12h /ethmac/trunk/rtl/
58 File format changed. mohor 8098d 13h /ethmac/trunk/rtl/
57 Format of the file changed a bit. mohor 8098d 13h /ethmac/trunk/rtl/
56 File format fixed a bit. mohor 8098d 13h /ethmac/trunk/rtl/
55 Changed that were lost with last update put back to the file. mohor 8098d 13h /ethmac/trunk/rtl/
54 Addition of new module eth_addrcheck.v billditt 8099d 03h /ethmac/trunk/rtl/
53 Addition of new module eth_addrcheck.v billditt 8099d 03h /ethmac/trunk/rtl/
52 Modified for Address Checking,
addition of eth_addrcheck.v
billditt 8099d 04h /ethmac/trunk/rtl/
50 checks destination address for Unicast, Multicast and Broadcast ops billditt 8099d 05h /ethmac/trunk/rtl/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.