OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [trunk/] [rtl/] [verilog/] - Rev 122

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
122 ethernet spram added. So far a generic ram and xilinx RAMB4 are used. mohor 7918d 16h /ethmac/trunk/rtl/verilog/
120 Unused files removed. mohor 7918d 17h /ethmac/trunk/rtl/verilog/
119 Ram , used for BDs changed from generic_spram to eth_spram_256x32. mohor 7918d 17h /ethmac/trunk/rtl/verilog/
118 ShiftEnded synchronization changed. mohor 7922d 08h /ethmac/trunk/rtl/verilog/
115 RxBDAddress takes `ETH_TX_BD_NUM_DEF value after reset. mohor 7923d 17h /ethmac/trunk/rtl/verilog/
114 EXTERNAL_DMA removed. External DMA not supported. mohor 7924d 14h /ethmac/trunk/rtl/verilog/
113 RxPointer bug fixed. mohor 7931d 06h /ethmac/trunk/rtl/verilog/
112 Previous bug wasn't succesfully removed. Now fixed. mohor 7931d 20h /ethmac/trunk/rtl/verilog/
111 Master state machine had a bug when switching from master write to
master read.
mohor 7932d 09h /ethmac/trunk/rtl/verilog/
110 m_wb_cyc_o signal released after every single transfer. mohor 7932d 12h /ethmac/trunk/rtl/verilog/
109 Comment removed. mohor 7932d 13h /ethmac/trunk/rtl/verilog/
106 Outputs registered. Reset changed for eth_wishbone module. mohor 7999d 23h /ethmac/trunk/rtl/verilog/
105 Compiler directives added. Tx and Rx fifo size incremented. A "late collision"
bug fixed.
mohor 8009d 00h /ethmac/trunk/rtl/verilog/
104 FCS should not be included in NibbleMinFl. mohor 8010d 18h /ethmac/trunk/rtl/verilog/
103 Wishbone signals are registered when ETH_REGISTERED_OUTPUTS is
selected in eth_defines.v
mohor 8010d 19h /ethmac/trunk/rtl/verilog/
102 Interrupts are visible in the ETH_INT_SOURCE regardless if they are enabled
or not.
mohor 8010d 19h /ethmac/trunk/rtl/verilog/
101 Short frame and ReceivedLengthOK were not detected correctly. mohor 8010d 19h /ethmac/trunk/rtl/verilog/
100 Generic ram or Xilinx ram can be used in fifo (selectable by setting
ETH_FIFO_XILINX in eth_defines.v).
mohor 8010d 19h /ethmac/trunk/rtl/verilog/
97 Small typo fixed. lampret 8034d 17h /ethmac/trunk/rtl/verilog/
96 Any address can be used for Tx and Rx BD pointers. Address does not need
to be aligned.
mohor 8038d 17h /ethmac/trunk/rtl/verilog/
95 md_padoen_o changed to md_padoe_o. Signal was always active high, just
name was incorrect.
mohor 8038d 19h /ethmac/trunk/rtl/verilog/
94 When clear and read/write are active at the same time, cnt and pointers are
set to 1.
mohor 8038d 19h /ethmac/trunk/rtl/verilog/
93 When in promiscous mode some frames were not received correctly. Fixed. mohor 8043d 18h /ethmac/trunk/rtl/verilog/
92 Some defines that are used in testbench only were moved to tb_eth_defines.v
file.
mohor 8044d 20h /ethmac/trunk/rtl/verilog/
91 Comments in Slovene language removed. mohor 8044d 20h /ethmac/trunk/rtl/verilog/
90 casex changed with case, fifo reset changed. mohor 8044d 20h /ethmac/trunk/rtl/verilog/
88 rx_fifo was not always cleared ok. Fixed. mohor 8054d 17h /ethmac/trunk/rtl/verilog/
87 Status was not latched correctly sometimes. Fixed. mohor 8054d 19h /ethmac/trunk/rtl/verilog/
86 Big Endian problem when sending frames fixed. mohor 8056d 02h /ethmac/trunk/rtl/verilog/
85 Log info was missing. mohor 8061d 12h /ethmac/trunk/rtl/verilog/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.