Subversion Repositories ethmac

[/] [ethmac/] [trunk/] [rtl/] [verilog/] - Rev 146


Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
146 CarrierSenseLost status is not set when working in loopback mode. mohor 7389d 17h /ethmac/trunk/rtl/verilog/
145 Defines for control registers added (ETH_TXCTRL and ETH_RXCTRL). mohor 7389d 17h /ethmac/trunk/rtl/verilog/
143 Only values smaller or equal to 0x80 can be written to TX_BD_NUM register.
r_TxEn and r_RxEn depend on the limit values of the TX_BD_NUMOut.
mohor 7405d 20h /ethmac/trunk/rtl/verilog/
141 Syntax error fixed. mohor 7408d 14h /ethmac/trunk/rtl/verilog/
140 Syntax error fixed. mohor 7408d 14h /ethmac/trunk/rtl/verilog/
139 Synchronous reset added to all registers. Defines used for width. r_MiiMRst
changed from bit position 10 to 9.
mohor 7408d 14h /ethmac/trunk/rtl/verilog/
138 Synchronous reset added. mohor 7408d 14h /ethmac/trunk/rtl/verilog/
137 Defines for register width added. mii_rst signal in MIIMODER register
mohor 7408d 14h /ethmac/trunk/rtl/verilog/
136 Parameter ResetValue changed to capital letters. mohor 7409d 00h /ethmac/trunk/rtl/verilog/
134 Register TX_BD_NUM is changed so it contains value of the Tx buffer descriptors. No
need to multiply or devide any more.
mohor 7410d 17h /ethmac/trunk/rtl/verilog/
133 - Busy signal was not set on time when scan status operation was performed
and clock was divided with more than 2.
- Nvalid remains valid two more clocks (was previously cleared too soon).
mohor 7410d 18h /ethmac/trunk/rtl/verilog/
132 LinkFailRegister is reflecting the status of the PHY's link fail status bit. mohor 7410d 18h /ethmac/trunk/rtl/verilog/
131 LinkFail signal was not latching appropriate bit. mohor 7410d 18h /ethmac/trunk/rtl/verilog/
129 Traffic cop with 2 wishbone master interfaces and 2 wishbona slave
- Host connects to the master interface
- Ethernet master (DMA) connects to the second master interface
- Memory interface connects to the slave interface
- Ethernet slave interface (access to registers and BDs) connects to second
slave interface
mohor 7410d 19h /ethmac/trunk/rtl/verilog/
127 WriteRxDataToMemory signal changed so end of frame (when last word is
written to fifo) is changed.
mohor 7430d 18h /ethmac/trunk/rtl/verilog/
126 InvalidSymbol generation changed. mohor 7430d 18h /ethmac/trunk/rtl/verilog/
125 RxAbort changed. Packets received with MRxErr (from PHY) are also
mohor 7430d 18h /ethmac/trunk/rtl/verilog/
122 ethernet spram added. So far a generic ram and xilinx RAMB4 are used. mohor 7432d 19h /ethmac/trunk/rtl/verilog/
120 Unused files removed. mohor 7432d 21h /ethmac/trunk/rtl/verilog/
119 Ram , used for BDs changed from generic_spram to eth_spram_256x32. mohor 7432d 21h /ethmac/trunk/rtl/verilog/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2022, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.