URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [trunk/] [rtl/] [verilog/] - Rev 288

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
288	This file was not part of the RTL before, but it should be here.	simons	7588d 13h	/ethmac/trunk/rtl/verilog/
286	Define file in eth_cop.v is changed to eth_defines.v. Some defines were moved from tb_eth_defines.v to eth_defines.v.	mohor	7614d 16h	/ethmac/trunk/rtl/verilog/
285	Binary operator used instead of unary (xnor).	mohor	7614d 16h	/ethmac/trunk/rtl/verilog/
284	Busy was set 2 cycles too late. Reported by Dennis Scott.	mohor	7642d 18h	/ethmac/trunk/rtl/verilog/
283	RxBDAddress was updated also when value to r_TxBDNum was written with greater value than allowed.	mohor	7670d 11h	/ethmac/trunk/rtl/verilog/
280	Reset has priority in some flipflops.	mohor	7748d 13h	/ethmac/trunk/rtl/verilog/
278	A new bug (entered with previous update) fixed. When abort occured sometimes data transmission was blocked.	mohor	7748d 14h	/ethmac/trunk/rtl/verilog/
277	When padding was enabled and crc disabled, frame was not ended correctly.	mohor	7748d 14h	/ethmac/trunk/rtl/verilog/
276	Defer indication changed.	tadejm	7748d 14h	/ethmac/trunk/rtl/verilog/
275	Fix MTxErr or prevent sending too big frames.	mohor	7755d 19h	/ethmac/trunk/rtl/verilog/
272	When control packets were received, they were ignored in some cases.	tadejm	7756d 14h	/ethmac/trunk/rtl/verilog/
270	When receiving normal data frame and RxFlow control was switched on, RXB interrupt was not set.	mohor	7757d 16h	/ethmac/trunk/rtl/verilog/
269	When in full duplex, transmit was sometimes blocked. Fixed.	mohor	7758d 16h	/ethmac/trunk/rtl/verilog/
264	Registers RxStatusWrite_rck and RxStatusWriteLatched were not used anywhere. Removed.	mohor	7817d 14h	/ethmac/trunk/rtl/verilog/
261	Rx Flow control fixed. CF flag added to the RX buffer descriptor. RxAbort synchronized.	mohor	7818d 02h	/ethmac/trunk/rtl/verilog/
259	In loopback rx_clk is not looped back. Possible CRC error. Consider if usage of additional logic is necessery (FIFO for looping the data).	mohor	7819d 03h	/ethmac/trunk/rtl/verilog/
257	When TxUsedData and CtrlMux occur at the same time, byte counter needs to be incremented by 2. Signal IncrementByteCntBy2 added for that reason.	mohor	7819d 04h	/ethmac/trunk/rtl/verilog/
256	TxDone and TxAbort changed so they're not propagated to the wishbone module when control frame is transmitted.	mohor	7819d 04h	/ethmac/trunk/rtl/verilog/
255	TPauseRq synchronized to tx_clk.	mohor	7819d 04h	/ethmac/trunk/rtl/verilog/
253	r_MiiMRst is not used for resetting the MIIM module. wb_rst used instead.	mohor	7820d 10h	/ethmac/trunk/rtl/verilog/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories ethmac

[/] [ethmac/] [trunk/] [rtl/] [verilog/] - Rev 288

Filtering Options