OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [trunk/] [rtl/] [verilog/] - Rev 320

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
320 TX_BD_NUM_Wr error fixed. Error was entered with the last check-in. igorm 7496d 01h /ethmac/trunk/rtl/verilog/
317 Multicast detection fixed. Only the LSB of the first byte is checked. igorm 7536d 03h /ethmac/trunk/rtl/verilog/
312 Corrected address mismatch for xilinx RAMB4_S8 model which has wider address than RAMB4_S16. tadejm 7639d 00h /ethmac/trunk/rtl/verilog/
306 Lapsus fixed (!we -> ~we). simons 7639d 21h /ethmac/trunk/rtl/verilog/
304 WISHBONE slave changed and tested from only 32-bit accesss to byte access. tadejm 7661d 18h /ethmac/trunk/rtl/verilog/
302 mbist signals updated according to newest convention markom 7688d 05h /ethmac/trunk/rtl/verilog/
301 Update RxEnSync only when mrxdv_pad_i is inactive (LOW). knguyen 7698d 21h /ethmac/trunk/rtl/verilog/
297 Artisan ram instance added. simons 7751d 20h /ethmac/trunk/rtl/verilog/
288 This file was not part of the RTL before, but it should be here. simons 7787d 21h /ethmac/trunk/rtl/verilog/
286 Define file in eth_cop.v is changed to eth_defines.v. Some defines were
moved from tb_eth_defines.v to eth_defines.v.
mohor 7814d 00h /ethmac/trunk/rtl/verilog/
285 Binary operator used instead of unary (xnor). mohor 7814d 01h /ethmac/trunk/rtl/verilog/
284 Busy was set 2 cycles too late. Reported by Dennis Scott. mohor 7842d 02h /ethmac/trunk/rtl/verilog/
283 RxBDAddress was updated also when value to r_TxBDNum was written with
greater value than allowed.
mohor 7869d 20h /ethmac/trunk/rtl/verilog/
280 Reset has priority in some flipflops. mohor 7947d 22h /ethmac/trunk/rtl/verilog/
278 A new bug (entered with previous update) fixed. When abort occured sometimes
data transmission was blocked.
mohor 7947d 23h /ethmac/trunk/rtl/verilog/
277 When padding was enabled and crc disabled, frame was not ended correctly. mohor 7947d 23h /ethmac/trunk/rtl/verilog/
276 Defer indication changed. tadejm 7947d 23h /ethmac/trunk/rtl/verilog/
275 Fix MTxErr or prevent sending too big frames. mohor 7955d 03h /ethmac/trunk/rtl/verilog/
272 When control packets were received, they were ignored in some cases. tadejm 7955d 23h /ethmac/trunk/rtl/verilog/
270 When receiving normal data frame and RxFlow control was switched on, RXB
interrupt was not set.
mohor 7957d 00h /ethmac/trunk/rtl/verilog/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.