OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [trunk/] [rtl/] [verilog/] - Rev 354

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
354 Whitespace cleanup olof 3984d 14h /ethmac/trunk/rtl/verilog/
353 Inherit fixes for bit width of constants from ORPSoC olof 3986d 16h /ethmac/trunk/rtl/verilog/
352 Removed delayed assignments from rtl code olof 3990d 22h /ethmac/trunk/rtl/verilog/
351 Turn defines into parameters in eth_cop olof 3999d 12h /ethmac/trunk/rtl/verilog/
350 Turn M[1-2]_ADDRESSED_S[1-2] defines into wires olof 3999d 12h /ethmac/trunk/rtl/verilog/
349 Make all parameters configurable from top level olof 4000d 13h /ethmac/trunk/rtl/verilog/
346 Updated project location olof 4001d 14h /ethmac/trunk/rtl/verilog/
341 Reset AdressMiss signal on new frames to prevent reporting the old status if new frame is short olof 4011d 14h /ethmac/trunk/rtl/verilog/
338 root 4805d 17h /ethmac/trunk/rtl/verilog/
335 New directory structure. root 4862d 22h /ethmac/trunk/rtl/verilog/
333 Some small fixes + some troubles fixed. igorm 6311d 12h /ethmac/trunk/rtl/verilog/
332 Case statement improved for synthesys. igorm 6324d 17h /ethmac/trunk/rtl/verilog/
330 Warning fixes. igorm 6339d 19h /ethmac/trunk/rtl/verilog/
329 Defer indication fixed. igorm 6339d 21h /ethmac/trunk/rtl/verilog/
328 Delayed CRC fixed. igorm 6339d 21h /ethmac/trunk/rtl/verilog/
327 Defer indication fixed. igorm 6339d 21h /ethmac/trunk/rtl/verilog/
326 Delayed CRC fixed. igorm 6339d 21h /ethmac/trunk/rtl/verilog/
325 Defer indication fixed. igorm 6339d 21h /ethmac/trunk/rtl/verilog/
323 Accidently deleted line put back. igorm 6636d 22h /ethmac/trunk/rtl/verilog/
321 - Bug connected to the TX_BD_NUM_Wr signal fixed (bug came in with the
previous update of the core.
- TxBDAddress is set to 0 after the TX is enabled in the MODER register.
- RxBDAddress is set to r_TxBDNum<<1 after the RX is enabled in the MODER
register. (thanks to Mathias and Torbjorn)
- Multicast reception was fixed. Thanks to Ulrich Gries
igorm 6640d 17h /ethmac/trunk/rtl/verilog/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2022 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.