OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [trunk/] [rtl/] [verilog/] - Rev 357

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
357 Bit width, assignment and white space fixes by Julius Baxter, inherited from ORPSoC olof 4030d 17h /ethmac/trunk/rtl/verilog/
356 Rename eth_defines.v to ethmac_defines.v to fit better into OpenCores project structure olof 4030d 18h /ethmac/trunk/rtl/verilog/
355 Import Julius Baxter's verilator hints from ORPSoC olof 4030d 19h /ethmac/trunk/rtl/verilog/
354 Whitespace cleanup olof 4030d 20h /ethmac/trunk/rtl/verilog/
353 Inherit fixes for bit width of constants from ORPSoC olof 4032d 21h /ethmac/trunk/rtl/verilog/
352 Removed delayed assignments from rtl code olof 4037d 03h /ethmac/trunk/rtl/verilog/
351 Turn defines into parameters in eth_cop olof 4045d 17h /ethmac/trunk/rtl/verilog/
350 Turn M[1-2]_ADDRESSED_S[1-2] defines into wires olof 4045d 17h /ethmac/trunk/rtl/verilog/
349 Make all parameters configurable from top level olof 4046d 18h /ethmac/trunk/rtl/verilog/
346 Updated project location olof 4047d 20h /ethmac/trunk/rtl/verilog/
341 Reset AdressMiss signal on new frames to prevent reporting the old status if new frame is short olof 4057d 20h /ethmac/trunk/rtl/verilog/
338 root 4851d 22h /ethmac/trunk/rtl/verilog/
335 New directory structure. root 4909d 03h /ethmac/trunk/rtl/verilog/
333 Some small fixes + some troubles fixed. igorm 6357d 17h /ethmac/trunk/rtl/verilog/
332 Case statement improved for synthesys. igorm 6370d 23h /ethmac/trunk/rtl/verilog/
330 Warning fixes. igorm 6386d 01h /ethmac/trunk/rtl/verilog/
329 Defer indication fixed. igorm 6386d 02h /ethmac/trunk/rtl/verilog/
328 Delayed CRC fixed. igorm 6386d 02h /ethmac/trunk/rtl/verilog/
327 Defer indication fixed. igorm 6386d 02h /ethmac/trunk/rtl/verilog/
326 Delayed CRC fixed. igorm 6386d 02h /ethmac/trunk/rtl/verilog/
325 Defer indication fixed. igorm 6386d 03h /ethmac/trunk/rtl/verilog/
323 Accidently deleted line put back. igorm 6683d 03h /ethmac/trunk/rtl/verilog/
321 - Bug connected to the TX_BD_NUM_Wr signal fixed (bug came in with the
previous update of the core.
- TxBDAddress is set to 0 after the TX is enabled in the MODER register.
- RxBDAddress is set to r_TxBDNum<<1 after the RX is enabled in the MODER
register. (thanks to Mathias and Torbjorn)
- Multicast reception was fixed. Thanks to Ulrich Gries
igorm 6686d 22h /ethmac/trunk/rtl/verilog/
320 TX_BD_NUM_Wr error fixed. Error was entered with the last check-in. igorm 6687d 02h /ethmac/trunk/rtl/verilog/
317 Multicast detection fixed. Only the LSB of the first byte is checked. igorm 6727d 04h /ethmac/trunk/rtl/verilog/
312 Corrected address mismatch for xilinx RAMB4_S8 model which has wider address than RAMB4_S16. tadejm 6830d 01h /ethmac/trunk/rtl/verilog/
306 Lapsus fixed (!we -> ~we). simons 6830d 22h /ethmac/trunk/rtl/verilog/
304 WISHBONE slave changed and tested from only 32-bit accesss to byte access. tadejm 6852d 19h /ethmac/trunk/rtl/verilog/
302 mbist signals updated according to newest convention markom 6879d 06h /ethmac/trunk/rtl/verilog/
301 Update RxEnSync only when mrxdv_pad_i is inactive (LOW). knguyen 6889d 22h /ethmac/trunk/rtl/verilog/

powered by: WebSVN 2.1.0

© copyright 1999-2022 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.