OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [trunk/] [rtl/] [verilog/] - Rev 360

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
360 Added partial implementation of the debug register from ORPSoC olof 4638d 12h /ethmac/trunk/rtl/verilog/
359 Verilator linting fixes olof 4640d 14h /ethmac/trunk/rtl/verilog/
358 Rename do to dato to avoid conflict with SystemVerilog (inherited from Julius Baxter's ORPSoC version olof 4642d 04h /ethmac/trunk/rtl/verilog/
357 Bit width, assignment and white space fixes by Julius Baxter, inherited from ORPSoC olof 4642d 04h /ethmac/trunk/rtl/verilog/
356 Rename eth_defines.v to ethmac_defines.v to fit better into OpenCores project structure olof 4642d 06h /ethmac/trunk/rtl/verilog/
355 Import Julius Baxter's verilator hints from ORPSoC olof 4642d 07h /ethmac/trunk/rtl/verilog/
354 Whitespace cleanup olof 4642d 07h /ethmac/trunk/rtl/verilog/
353 Inherit fixes for bit width of constants from ORPSoC olof 4644d 09h /ethmac/trunk/rtl/verilog/
352 Removed delayed assignments from rtl code olof 4648d 14h /ethmac/trunk/rtl/verilog/
351 Turn defines into parameters in eth_cop olof 4657d 04h /ethmac/trunk/rtl/verilog/
350 Turn M[1-2]_ADDRESSED_S[1-2] defines into wires olof 4657d 05h /ethmac/trunk/rtl/verilog/
349 Make all parameters configurable from top level olof 4658d 06h /ethmac/trunk/rtl/verilog/
346 Updated project location olof 4659d 07h /ethmac/trunk/rtl/verilog/
341 Reset AdressMiss signal on new frames to prevent reporting the old status if new frame is short olof 4669d 07h /ethmac/trunk/rtl/verilog/
338 root 5463d 10h /ethmac/trunk/rtl/verilog/
335 New directory structure. root 5520d 15h /ethmac/trunk/rtl/verilog/
333 Some small fixes + some troubles fixed. igorm 6969d 05h /ethmac/trunk/rtl/verilog/
332 Case statement improved for synthesys. igorm 6982d 10h /ethmac/trunk/rtl/verilog/
330 Warning fixes. igorm 6997d 12h /ethmac/trunk/rtl/verilog/
329 Defer indication fixed. igorm 6997d 13h /ethmac/trunk/rtl/verilog/
328 Delayed CRC fixed. igorm 6997d 13h /ethmac/trunk/rtl/verilog/
327 Defer indication fixed. igorm 6997d 14h /ethmac/trunk/rtl/verilog/
326 Delayed CRC fixed. igorm 6997d 14h /ethmac/trunk/rtl/verilog/
325 Defer indication fixed. igorm 6997d 14h /ethmac/trunk/rtl/verilog/
323 Accidently deleted line put back. igorm 7294d 14h /ethmac/trunk/rtl/verilog/
321 - Bug connected to the TX_BD_NUM_Wr signal fixed (bug came in with the
previous update of the core.
- TxBDAddress is set to 0 after the TX is enabled in the MODER register.
- RxBDAddress is set to r_TxBDNum<<1 after the RX is enabled in the MODER
register. (thanks to Mathias and Torbjorn)
- Multicast reception was fixed. Thanks to Ulrich Gries		 igorm 7298d 09h /ethmac/trunk/rtl/verilog/
320 TX_BD_NUM_Wr error fixed. Error was entered with the last check-in. igorm 7298d 13h /ethmac/trunk/rtl/verilog/
317 Multicast detection fixed. Only the LSB of the first byte is checked. igorm 7338d 15h /ethmac/trunk/rtl/verilog/
312 Corrected address mismatch for xilinx RAMB4_S8 model which has wider address than RAMB4_S16. tadejm 7441d 12h /ethmac/trunk/rtl/verilog/
306 Lapsus fixed (!we -> ~we). simons 7442d 10h /ethmac/trunk/rtl/verilog/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.