OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [trunk/] [rtl/] [verilog/] - Rev 62

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
62 RxAbort is an output. No need to have is declared as wire. mohor 8098d 13h /ethmac/trunk/rtl/verilog/
61 RxStartFrm cleared when abort or retry comes. mohor 8098d 14h /ethmac/trunk/rtl/verilog/
60 Changes that were lost when updating from 1.5 to 1.8 fixed. mohor 8098d 14h /ethmac/trunk/rtl/verilog/
59 Changes that were lost when updating from 1.11 to 1.14 fixed. mohor 8098d 15h /ethmac/trunk/rtl/verilog/
58 File format changed. mohor 8098d 15h /ethmac/trunk/rtl/verilog/
57 Format of the file changed a bit. mohor 8098d 15h /ethmac/trunk/rtl/verilog/
56 File format fixed a bit. mohor 8098d 15h /ethmac/trunk/rtl/verilog/
55 Changed that were lost with last update put back to the file. mohor 8098d 15h /ethmac/trunk/rtl/verilog/
54 Addition of new module eth_addrcheck.v billditt 8099d 05h /ethmac/trunk/rtl/verilog/
53 Addition of new module eth_addrcheck.v billditt 8099d 06h /ethmac/trunk/rtl/verilog/
52 Modified for Address Checking,
addition of eth_addrcheck.v		 billditt 8099d 06h /ethmac/trunk/rtl/verilog/
50 checks destination address for Unicast, Multicast and Broadcast ops billditt 8099d 07h /ethmac/trunk/rtl/verilog/
48 RxOverRun added to statuses. mohor 8101d 09h /ethmac/trunk/rtl/verilog/
47 HASH0 and HASH1 registers added. Registers address width was
changed to 8 bits.		 mohor 8101d 09h /ethmac/trunk/rtl/verilog/
46 HASH0 and HASH1 registers added. mohor 8101d 09h /ethmac/trunk/rtl/verilog/
43 Tx status is written back to the BD. mohor 8102d 17h /ethmac/trunk/rtl/verilog/
42 Rx status is written back to the BD. mohor 8105d 10h /ethmac/trunk/rtl/verilog/
41 non-DMA host interface added. Select the right configutation in eth_defines. mohor 8107d 12h /ethmac/trunk/rtl/verilog/
40 Both rx and tx part are finished. Tested with wb_clk_i between 10 and 200
MHz. Statuses, overrun, control frame transmission and reception still need
to be fixed.		 mohor 8108d 10h /ethmac/trunk/rtl/verilog/
39 Tx part finished. TxStatus needs to be fixed. Pause request needs to be
added.		 mohor 8112d 14h /ethmac/trunk/rtl/verilog/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.