OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [trunk/] [rtl/] [verilog/] - Rev 74

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
74 Reset values are passed to registers through parameters mohor 7890d 06h /ethmac/trunk/rtl/verilog/
73 Number of interrupts changed mohor 7890d 06h /ethmac/trunk/rtl/verilog/
72 Retry is not activated when a Tx Underrun occured mohor 7894d 09h /ethmac/trunk/rtl/verilog/
70 Small fixes. mohor 7898d 11h /ethmac/trunk/rtl/verilog/
69 Define missmatch fixed. mohor 7899d 09h /ethmac/trunk/rtl/verilog/
68 Registered trimmed. Unused registers removed. mohor 7900d 08h /ethmac/trunk/rtl/verilog/
67 EXTERNAL_DMA used instead of WISHBONE_DMA. mohor 7900d 09h /ethmac/trunk/rtl/verilog/
65 Testbench fixed, code simplified, unused signals removed. mohor 7900d 15h /ethmac/trunk/rtl/verilog/
64 Status was not written correctly when frames were discarted because of
address mismatch.		 mohor 7901d 05h /ethmac/trunk/rtl/verilog/
63 RxAbort is connected differently. mohor 7901d 08h /ethmac/trunk/rtl/verilog/
62 RxAbort is an output. No need to have is declared as wire. mohor 7901d 08h /ethmac/trunk/rtl/verilog/
61 RxStartFrm cleared when abort or retry comes. mohor 7901d 10h /ethmac/trunk/rtl/verilog/
60 Changes that were lost when updating from 1.5 to 1.8 fixed. mohor 7901d 10h /ethmac/trunk/rtl/verilog/
59 Changes that were lost when updating from 1.11 to 1.14 fixed. mohor 7901d 10h /ethmac/trunk/rtl/verilog/
58 File format changed. mohor 7901d 11h /ethmac/trunk/rtl/verilog/
57 Format of the file changed a bit. mohor 7901d 11h /ethmac/trunk/rtl/verilog/
56 File format fixed a bit. mohor 7901d 11h /ethmac/trunk/rtl/verilog/
55 Changed that were lost with last update put back to the file. mohor 7901d 11h /ethmac/trunk/rtl/verilog/
54 Addition of new module eth_addrcheck.v billditt 7902d 01h /ethmac/trunk/rtl/verilog/
53 Addition of new module eth_addrcheck.v billditt 7902d 01h /ethmac/trunk/rtl/verilog/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2023 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.