OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [trunk/] [rtl/] [verilog/] - Rev 76

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
76 Interrupts changed in the top file mohor 8318d 05h /ethmac/trunk/rtl/verilog
75 r_Bro is used for accepting/denying frames mohor 8318d 05h /ethmac/trunk/rtl/verilog
74 Reset values are passed to registers through parameters mohor 8318d 05h /ethmac/trunk/rtl/verilog
73 Number of interrupts changed mohor 8318d 06h /ethmac/trunk/rtl/verilog
72 Retry is not activated when a Tx Underrun occured mohor 8322d 09h /ethmac/trunk/rtl/verilog
70 Small fixes. mohor 8326d 11h /ethmac/trunk/rtl/verilog
69 Define missmatch fixed. mohor 8327d 08h /ethmac/trunk/rtl/verilog
68 Registered trimmed. Unused registers removed. mohor 8328d 08h /ethmac/trunk/rtl/verilog
67 EXTERNAL_DMA used instead of WISHBONE_DMA. mohor 8328d 09h /ethmac/trunk/rtl/verilog
65 Testbench fixed, code simplified, unused signals removed. mohor 8328d 14h /ethmac/trunk/rtl/verilog
64 Status was not written correctly when frames were discarted because of
address mismatch.
mohor 8329d 05h /ethmac/trunk/rtl/verilog
63 RxAbort is connected differently. mohor 8329d 08h /ethmac/trunk/rtl/verilog
62 RxAbort is an output. No need to have is declared as wire. mohor 8329d 08h /ethmac/trunk/rtl/verilog
61 RxStartFrm cleared when abort or retry comes. mohor 8329d 09h /ethmac/trunk/rtl/verilog
60 Changes that were lost when updating from 1.5 to 1.8 fixed. mohor 8329d 10h /ethmac/trunk/rtl/verilog
59 Changes that were lost when updating from 1.11 to 1.14 fixed. mohor 8329d 10h /ethmac/trunk/rtl/verilog
58 File format changed. mohor 8329d 10h /ethmac/trunk/rtl/verilog
57 Format of the file changed a bit. mohor 8329d 11h /ethmac/trunk/rtl/verilog
56 File format fixed a bit. mohor 8329d 11h /ethmac/trunk/rtl/verilog
55 Changed that were lost with last update put back to the file. mohor 8329d 11h /ethmac/trunk/rtl/verilog
54 Addition of new module eth_addrcheck.v billditt 8330d 01h /ethmac/trunk/rtl/verilog
53 Addition of new module eth_addrcheck.v billditt 8330d 01h /ethmac/trunk/rtl/verilog
52 Modified for Address Checking,
addition of eth_addrcheck.v
billditt 8330d 01h /ethmac/trunk/rtl/verilog
50 checks destination address for Unicast, Multicast and Broadcast ops billditt 8330d 03h /ethmac/trunk/rtl/verilog
48 RxOverRun added to statuses. mohor 8332d 05h /ethmac/trunk/rtl/verilog
47 HASH0 and HASH1 registers added. Registers address width was
changed to 8 bits.
mohor 8332d 05h /ethmac/trunk/rtl/verilog
46 HASH0 and HASH1 registers added. mohor 8332d 05h /ethmac/trunk/rtl/verilog
43 Tx status is written back to the BD. mohor 8333d 12h /ethmac/trunk/rtl/verilog
42 Rx status is written back to the BD. mohor 8336d 05h /ethmac/trunk/rtl/verilog
41 non-DMA host interface added. Select the right configutation in eth_defines. mohor 8338d 08h /ethmac/trunk/rtl/verilog

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.