OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [trunk/] [rtl/] [verilog/] - Rev 76

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
54 Addition of new module eth_addrcheck.v billditt 8330d 01h /ethmac/trunk/rtl/verilog
53 Addition of new module eth_addrcheck.v billditt 8330d 01h /ethmac/trunk/rtl/verilog
52 Modified for Address Checking,
addition of eth_addrcheck.v
billditt 8330d 01h /ethmac/trunk/rtl/verilog
50 checks destination address for Unicast, Multicast and Broadcast ops billditt 8330d 02h /ethmac/trunk/rtl/verilog
48 RxOverRun added to statuses. mohor 8332d 05h /ethmac/trunk/rtl/verilog
47 HASH0 and HASH1 registers added. Registers address width was
changed to 8 bits.
mohor 8332d 05h /ethmac/trunk/rtl/verilog
46 HASH0 and HASH1 registers added. mohor 8332d 05h /ethmac/trunk/rtl/verilog
43 Tx status is written back to the BD. mohor 8333d 12h /ethmac/trunk/rtl/verilog
42 Rx status is written back to the BD. mohor 8336d 05h /ethmac/trunk/rtl/verilog
41 non-DMA host interface added. Select the right configutation in eth_defines. mohor 8338d 07h /ethmac/trunk/rtl/verilog

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.