OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [trunk/] [rtl/] [verilog/] [eth_wishbone.v] - Rev 368

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
368 dbg_dat0 only exist when `DEBUG_WISHBONE is set olof 2930d 10h /ethmac/trunk/rtl/verilog/eth_wishbone.v
367 Remove Wishbone B3 define. For classic wishbone, these ports can just be ignored olof 2993d 07h /ethmac/trunk/rtl/verilog/eth_wishbone.v
360 Added partial implementation of the debug register from ORPSoC olof 3120d 16h /ethmac/trunk/rtl/verilog/eth_wishbone.v
359 Verilator linting fixes olof 3122d 18h /ethmac/trunk/rtl/verilog/eth_wishbone.v
358 Rename do to dato to avoid conflict with SystemVerilog (inherited from Julius Baxter's ORPSoC version olof 3124d 08h /ethmac/trunk/rtl/verilog/eth_wishbone.v
356 Rename eth_defines.v to ethmac_defines.v to fit better into OpenCores project structure olof 3124d 10h /ethmac/trunk/rtl/verilog/eth_wishbone.v
355 Import Julius Baxter's verilator hints from ORPSoC olof 3124d 11h /ethmac/trunk/rtl/verilog/eth_wishbone.v
354 Whitespace cleanup olof 3124d 11h /ethmac/trunk/rtl/verilog/eth_wishbone.v
352 Removed delayed assignments from rtl code olof 3130d 18h /ethmac/trunk/rtl/verilog/eth_wishbone.v
349 Make all parameters configurable from top level olof 3140d 10h /ethmac/trunk/rtl/verilog/eth_wishbone.v
346 Updated project location olof 3141d 11h /ethmac/trunk/rtl/verilog/eth_wishbone.v
338 root 3945d 14h /ethmac/trunk/rtl/verilog/eth_wishbone.v
335 New directory structure. root 4002d 19h /ethmac/trunk/rtl/verilog/eth_wishbone.v
333 Some small fixes + some troubles fixed. igorm 5451d 09h /ethmac/trunk/rtl/verilog/eth_wishbone.v
329 Defer indication fixed. igorm 5479d 17h /ethmac/trunk/rtl/verilog/eth_wishbone.v
323 Accidently deleted line put back. igorm 5776d 18h /ethmac/trunk/rtl/verilog/eth_wishbone.v
321 - Bug connected to the TX_BD_NUM_Wr signal fixed (bug came in with the
previous update of the core.
- TxBDAddress is set to 0 after the TX is enabled in the MODER register.
- RxBDAddress is set to r_TxBDNum<<1 after the RX is enabled in the MODER
register. (thanks to Mathias and Torbjorn)
- Multicast reception was fixed. Thanks to Ulrich Gries
igorm 5780d 13h /ethmac/trunk/rtl/verilog/eth_wishbone.v
304 WISHBONE slave changed and tested from only 32-bit accesss to byte access. tadejm 5946d 10h /ethmac/trunk/rtl/verilog/eth_wishbone.v
302 mbist signals updated according to newest convention markom 5972d 21h /ethmac/trunk/rtl/verilog/eth_wishbone.v
280 Reset has priority in some flipflops. mohor 6232d 14h /ethmac/trunk/rtl/verilog/eth_wishbone.v

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2020 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.