URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [trunk/] [rtl/] [verilog/] [ethmac.v] - Rev 365

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
365	Whitespace cleanup	olof	4640d 19h	/ethmac/trunk/rtl/verilog/ethmac.v
364	Renamed eth_top.v to ethmac.v to fit better into OpenCores structure	olof	4641d 16h	/ethmac/trunk/rtl/verilog/ethmac.v
360	Added partial implementation of the debug register from ORPSoC	olof	4643d 00h	/ethmac/trunk/rtl/verilog/eth_top.v
356	Rename eth_defines.v to ethmac_defines.v to fit better into OpenCores project structure	olof	4646d 18h	/ethmac/trunk/rtl/verilog/eth_top.v
352	Removed delayed assignments from rtl code	olof	4653d 02h	/ethmac/trunk/rtl/verilog/eth_top.v
349	Make all parameters configurable from top level	olof	4662d 17h	/ethmac/trunk/rtl/verilog/eth_top.v
346	Updated project location	olof	4663d 19h	/ethmac/trunk/rtl/verilog/eth_top.v
338		root	5467d 22h	/ethmac/trunk/rtl/verilog/eth_top.v
335	New directory structure.	root	5525d 03h	/ethmac/trunk/rtl/verilog/eth_top.v
333	Some small fixes + some troubles fixed.	igorm	6973d 17h	/ethmac/trunk/rtl/verilog/eth_top.v
327	Defer indication fixed.	igorm	7002d 02h	/ethmac/trunk/rtl/verilog/eth_top.v
321	- Bug connected to the TX_BD_NUM_Wr signal fixed (bug came in with the previous update of the core. - TxBDAddress is set to 0 after the TX is enabled in the MODER register. - RxBDAddress is set to r_TxBDNum<<1 after the RX is enabled in the MODER register. (thanks to Mathias and Torbjorn) - Multicast reception was fixed. Thanks to Ulrich Gries	igorm	7302d 21h	/ethmac/trunk/rtl/verilog/eth_top.v
304	WISHBONE slave changed and tested from only 32-bit accesss to byte access.	tadejm	7468d 18h	/ethmac/trunk/rtl/verilog/eth_top.v
302	mbist signals updated according to newest convention	markom	7495d 05h	/ethmac/trunk/rtl/verilog/eth_top.v
301	Update RxEnSync only when mrxdv_pad_i is inactive (LOW).	knguyen	7505d 21h	/ethmac/trunk/rtl/verilog/eth_top.v
276	Defer indication changed.	tadejm	7754d 23h	/ethmac/trunk/rtl/verilog/eth_top.v
272	When control packets were received, they were ignored in some cases.	tadejm	7762d 23h	/ethmac/trunk/rtl/verilog/eth_top.v
270	When receiving normal data frame and RxFlow control was switched on, RXB interrupt was not set.	mohor	7764d 01h	/ethmac/trunk/rtl/verilog/eth_top.v
261	Rx Flow control fixed. CF flag added to the RX buffer descriptor. RxAbort synchronized.	mohor	7824d 11h	/ethmac/trunk/rtl/verilog/eth_top.v
255	TPauseRq synchronized to tx_clk.	mohor	7825d 13h	/ethmac/trunk/rtl/verilog/eth_top.v

1 2 Next >

Show All

Browse

Tools

Subversion Repositories ethmac

[/] [ethmac/] [trunk/] [rtl/] [verilog/] [ethmac.v] - Rev 365

Filtering Options