OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [trunk/] [rtl/] [verilog/] [ethmac.v] - Rev 367

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
255 TPauseRq synchronized to tx_clk. mohor 7905d 07h /ethmac/trunk/rtl/verilog/ethmac.v
253 r_MiiMRst is not used for resetting the MIIM module. wb_rst used instead. mohor 7906d 13h /ethmac/trunk/rtl/verilog/ethmac.v
250 AddressMiss status is connecting to the Rx BD. AddressMiss is identifying
that a frame was received because of the promiscous mode.
mohor 7906d 13h /ethmac/trunk/rtl/verilog/ethmac.v
248 wb_rst_i is used for MIIM reset. mohor 7907d 13h /ethmac/trunk/rtl/verilog/ethmac.v
244 r_Rst signal does not reset any module any more and is removed from the design. mohor 7911d 12h /ethmac/trunk/rtl/verilog/ethmac.v
240 All modules are reset with wb_rst instead of the r_Rst. Exception is MII module. tadejm 7912d 08h /ethmac/trunk/rtl/verilog/ethmac.v
227 Changed BIST scan signals. tadejm 7938d 14h /ethmac/trunk/rtl/verilog/ethmac.v
218 Typo error fixed. (When using Bist) mohor 7945d 17h /ethmac/trunk/rtl/verilog/ethmac.v
214 Signals for WISHBONE B3 compliant interface added. mohor 7946d 14h /ethmac/trunk/rtl/verilog/ethmac.v
210 BIST added. mohor 7946d 14h /ethmac/trunk/rtl/verilog/ethmac.v

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.