OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [trunk/] [rtl/] [verilog/] [ethmac.v] - Rev 59

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
59 Changes that were lost when updating from 1.11 to 1.14 fixed. mohor 8270d 18h /ethmac/trunk/rtl/verilog/ethmac.v
52 Modified for Address Checking,
addition of eth_addrcheck.v
billditt 8271d 10h /ethmac/trunk/rtl/verilog/ethmac.v
47 HASH0 and HASH1 registers added. Registers address width was
changed to 8 bits.
mohor 8273d 13h /ethmac/trunk/rtl/verilog/ethmac.v
43 Tx status is written back to the BD. mohor 8274d 21h /ethmac/trunk/rtl/verilog/ethmac.v
42 Rx status is written back to the BD. mohor 8277d 14h /ethmac/trunk/rtl/verilog/ethmac.v
41 non-DMA host interface added. Select the right configutation in eth_defines. mohor 8279d 16h /ethmac/trunk/rtl/verilog/ethmac.v
37 Link in the header changed. mohor 8293d 20h /ethmac/trunk/rtl/verilog/ethmac.v
34 RX_BD_NUM changed to TX_BD_NUM (holds number of TX descriptors
instead of the number of RX descriptors).
mohor 8342d 15h /ethmac/trunk/rtl/verilog/ethmac.v
33 ETH_RX_BD_ADR register deleted. ETH_RX_BD_NUM is used instead. mohor 8342d 19h /ethmac/trunk/rtl/verilog/ethmac.v
23 Number of addresses (wb_adr_i) minimized. mohor 8389d 19h /ethmac/trunk/rtl/verilog/ethmac.v
22 eth_timescale.v changed to timescale.v This is done because of the
simulation of the few cores in a one joined project.
mohor 8389d 21h /ethmac/trunk/rtl/verilog/ethmac.v
21 Status signals changed, Adress decoding changed, interrupt controller
added.
mohor 8390d 18h /ethmac/trunk/rtl/verilog/ethmac.v
20 Defines changed (All precede with ETH_). Small changes because some
tools generate warnings when two operands are together. Synchronization
between two clocks domains in eth_wishbonedma.v is changed (due to ASIC
demands).
mohor 8414d 15h /ethmac/trunk/rtl/verilog/ethmac.v
17 Signal names changed on the top level for easier pad insertion (ASIC). mohor 8454d 16h /ethmac/trunk/rtl/verilog/ethmac.v
15 A define FPGA added to select between Artisan RAM (for ASIC) and Block Ram (For Virtex).
Include files fixed to contain no path.
File names and module names changed ta have a eth_ prologue in the name.
File eth_timescale.v is used to define timescale
All pin names on the top module are changed to contain _I, _O or _OE at the end.
Bidirectional signal MDIO is changed to three signals (Mdc_O, Mdi_I, Mdo_O
and Mdo_OE. The bidirectional signal must be created on the top level. This
is done due to the ASIC tools.
mohor 8463d 15h /ethmac/trunk/rtl/verilog/ethmac.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.