URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [trunk/] [rtl/] [verilog/] [ethmac_defines.v] - Rev 360

Rev	Log message	Author	Age	Path
137	Defines for register width added. mii_rst signal in MIIMODER register changed.	mohor	7915d 20h	/ethmac/trunk/rtl/verilog/ethmac_defines.v
134	Register TX_BD_NUM is changed so it contains value of the Tx buffer descriptors. No need to multiply or devide any more.	mohor	7917d 23h	/ethmac/trunk/rtl/verilog/ethmac_defines.v
119	Ram , used for BDs changed from generic_spram to eth_spram_256x32.	mohor	7940d 03h	/ethmac/trunk/rtl/verilog/ethmac_defines.v
106	Outputs registered. Reset changed for eth_wishbone module.	mohor	8021d 08h	/ethmac/trunk/rtl/verilog/ethmac_defines.v
105	Compiler directives added. Tx and Rx fifo size incremented. A "late collision" bug fixed.	mohor	8030d 09h	/ethmac/trunk/rtl/verilog/ethmac_defines.v
92	Some defines that are used in testbench only were moved to tb_eth_defines.v file.	mohor	8066d 05h	/ethmac/trunk/rtl/verilog/ethmac_defines.v
73	Number of interrupts changed	mohor	8087d 02h	/ethmac/trunk/rtl/verilog/ethmac_defines.v
68	Registered trimmed. Unused registers removed.	mohor	8097d 04h	/ethmac/trunk/rtl/verilog/ethmac_defines.v
67	EXTERNAL_DMA used instead of WISHBONE_DMA.	mohor	8097d 05h	/ethmac/trunk/rtl/verilog/ethmac_defines.v
55	Changed that were lost with last update put back to the file.	mohor	8098d 07h	/ethmac/trunk/rtl/verilog/ethmac_defines.v