OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [trunk/] [sim/] [rtl_sim/] [ncsim_sim/] [bin/] - Rev 356

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
356 Rename eth_defines.v to ethmac_defines.v to fit better into OpenCores project structure olof 4033d 08h /ethmac/trunk/sim/rtl_sim/ncsim_sim/bin/
338 root 4854d 11h /ethmac/trunk/sim/rtl_sim/ncsim_sim/bin/
335 New directory structure. root 4911d 17h /ethmac/trunk/sim/rtl_sim/ncsim_sim/bin/
309 Update file list files for different RAM models with byte select accessing. tadejm 6832d 14h /ethmac/trunk/sim/rtl_sim/ncsim_sim/bin/
308 Moved RAM model file path from sim_file_list.lst to this file. tadejm 6832d 14h /ethmac/trunk/sim/rtl_sim/ncsim_sim/bin/
208 Virtual Silicon RAMs moved to lib directory tadej 7270d 07h /ethmac/trunk/sim/rtl_sim/ncsim_sim/bin/
207 Virtual Silicon RAM support fixed tadej 7270d 07h /ethmac/trunk/sim/rtl_sim/ncsim_sim/bin/
206 Virtual Silicon RAM added to the simulation. mohor 7270d 08h /ethmac/trunk/sim/rtl_sim/ncsim_sim/bin/
176 lists changed to new directory structure mohor 7280d 13h /ethmac/trunk/sim/rtl_sim/ncsim_sim/bin/
173 Keeps the directory mohor 7280d 14h /ethmac/trunk/sim/rtl_sim/ncsim_sim/bin/
171 NCSIM simulation environment added. mohor 7280d 14h /ethmac/trunk/sim/rtl_sim/ncsim_sim/bin/

powered by: WebSVN 2.1.0

© copyright 1999-2022 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.