Subversion Repositories ethmac

[/] [ethmac] - Rev 366


Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
366 Readded eth_top.v with a deprecation warning olof 4022d 03h /ethmac
365 Whitespace cleanup olof 4023d 02h /ethmac
364 Renamed eth_top.v to ethmac.v to fit better into OpenCores structure olof 4024d 00h /ethmac
363 quartus project files unneback 4024d 09h /ethmac
362 added Makefiles to build project unneback 4024d 09h /ethmac
361 created branch unneback unneback 4024d 09h /ethmac
360 Added partial implementation of the debug register from ORPSoC olof 4025d 08h /ethmac
359 Verilator linting fixes olof 4027d 10h /ethmac
358 Rename do to dato to avoid conflict with SystemVerilog (inherited from Julius Baxter's ORPSoC version olof 4029d 00h /ethmac
357 Bit width, assignment and white space fixes by Julius Baxter, inherited from ORPSoC olof 4029d 00h /ethmac
356 Rename eth_defines.v to ethmac_defines.v to fit better into OpenCores project structure olof 4029d 02h /ethmac
355 Import Julius Baxter's verilator hints from ORPSoC olof 4029d 03h /ethmac
354 Whitespace cleanup olof 4029d 03h /ethmac
353 Inherit fixes for bit width of constants from ORPSoC olof 4031d 04h /ethmac
352 Removed delayed assignments from rtl code olof 4035d 10h /ethmac
351 Turn defines into parameters in eth_cop olof 4044d 00h /ethmac
350 Turn M[1-2]_ADDRESSED_S[1-2] defines into wires olof 4044d 01h /ethmac
349 Make all parameters configurable from top level olof 4045d 01h /ethmac
348 Added option to dump VCD files olof 4046d 00h /ethmac
347 Added information about running with Icarus Verilog olof 4046d 01h /ethmac
346 Updated project location olof 4046d 03h /ethmac
345 Temporarily disable failing tests olof 4046d 05h /ethmac
344 bit 9 in phy control register is self clearing olof 4052d 07h /ethmac
343 Address miss should not be asserted on short frames olof 4056d 03h /ethmac
342 Added cast to avoid inequality when comparing different data types olof 4056d 03h /ethmac
341 Reset AdressMiss signal on new frames to prevent reporting the old status if new frame is short olof 4056d 03h /ethmac
340 Don't fail if log dir already exists olof 4057d 00h /ethmac
339 Added basic support for Icarus Verilog olof 4058d 00h /ethmac
338 root 4850d 05h /ethmac
337 root 4906d 07h /ethernet

powered by: WebSVN 2.1.0

© copyright 1999-2022, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.