OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac] - Rev 368

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
368 dbg_dat0 only exist when `DEBUG_WISHBONE is set olof 3746d 23h /ethmac
367 Remove Wishbone B3 define. For classic wishbone, these ports can just be ignored olof 3809d 21h /ethmac
366 Readded eth_top.v with a deprecation warning olof 3934d 01h /ethmac
365 Whitespace cleanup olof 3935d 00h /ethmac
364 Renamed eth_top.v to ethmac.v to fit better into OpenCores structure olof 3935d 21h /ethmac
363 quartus project files unneback 3936d 06h /ethmac
362 added Makefiles to build project unneback 3936d 06h /ethmac
361 created branch unneback unneback 3936d 06h /ethmac
360 Added partial implementation of the debug register from ORPSoC olof 3937d 05h /ethmac
359 Verilator linting fixes olof 3939d 07h /ethmac
358 Rename do to dato to avoid conflict with SystemVerilog (inherited from Julius Baxter's ORPSoC version olof 3940d 21h /ethmac
357 Bit width, assignment and white space fixes by Julius Baxter, inherited from ORPSoC olof 3940d 21h /ethmac
356 Rename eth_defines.v to ethmac_defines.v to fit better into OpenCores project structure olof 3940d 23h /ethmac
355 Import Julius Baxter's verilator hints from ORPSoC olof 3941d 00h /ethmac
354 Whitespace cleanup olof 3941d 00h /ethmac
353 Inherit fixes for bit width of constants from ORPSoC olof 3943d 02h /ethmac
352 Removed delayed assignments from rtl code olof 3947d 08h /ethmac
351 Turn defines into parameters in eth_cop olof 3955d 22h /ethmac
350 Turn M[1-2]_ADDRESSED_S[1-2] defines into wires olof 3955d 22h /ethmac
349 Make all parameters configurable from top level olof 3956d 23h /ethmac
348 Added option to dump VCD files olof 3957d 22h /ethmac
347 Added information about running with Icarus Verilog olof 3957d 22h /ethmac
346 Updated project location olof 3958d 01h /ethmac
345 Temporarily disable failing tests olof 3958d 02h /ethmac
344 bit 9 in phy control register is self clearing olof 3964d 04h /ethmac
343 Address miss should not be asserted on short frames olof 3968d 00h /ethmac
342 Added cast to avoid inequality when comparing different data types olof 3968d 00h /ethmac
341 Reset AdressMiss signal on new frames to prevent reporting the old status if new frame is short olof 3968d 00h /ethmac
340 Don't fail if log dir already exists olof 3968d 22h /ethmac
339 Added basic support for Icarus Verilog olof 3969d 21h /ethmac

powered by: WebSVN 2.1.0

© copyright 1999-2022 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.