URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] - Rev 102

Rev	Log message	Author	Age	Path
102	Interrupts are visible in the ETH_INT_SOURCE regardless if they are enabled or not.	mohor	8032d 23h	/
101	Short frame and ReceivedLengthOK were not detected correctly.	mohor	8032d 23h	/
100	Generic ram or Xilinx ram can be used in fifo (selectable by setting ETH_FIFO_XILINX in eth_defines.v).	mohor	8032d 23h	/
99	Document revised.	mohor	8039d 22h	/
98	Document revised.	mohor	8039d 22h	/
97	Small typo fixed.	lampret	8056d 20h	/
96	Any address can be used for Tx and Rx BD pointers. Address does not need to be aligned.	mohor	8060d 20h	/
95	md_padoen_o changed to md_padoe_o. Signal was always active high, just name was incorrect.	mohor	8060d 23h	/
94	When clear and read/write are active at the same time, cnt and pointers are set to 1.	mohor	8060d 23h	/
93	When in promiscous mode some frames were not received correctly. Fixed.	mohor	8065d 22h	/
92	Some defines that are used in testbench only were moved to tb_eth_defines.v file.	mohor	8067d 00h	/
91	Comments in Slovene language removed.	mohor	8067d 00h	/
90	casex changed with case, fifo reset changed.	mohor	8067d 00h	/
89	TX_BD_NUM, MAC_ADDR0 and MAC_ADDR1 register description changed.	mohor	8070d 22h	/
88	rx_fifo was not always cleared ok. Fixed.	mohor	8076d 21h	/
87	Status was not latched correctly sometimes. Fixed.	mohor	8076d 23h	/
86	Big Endian problem when sending frames fixed.	mohor	8078d 06h	/
85	Log info was missing.	mohor	8083d 16h	/
84	LinkFail signal was not latching appropriate bit.	mohor	8083d 16h	/
83	MAC address recognition was not correct (bytes swaped).	mohor	8083d 16h	/