Subversion Repositories ethmac

[/] - Rev 127


Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
127 WriteRxDataToMemory signal changed so end of frame (when last word is
written to fifo) is changed.
mohor 7126d 11h /
126 InvalidSymbol generation changed. mohor 7126d 12h /
125 RxAbort changed. Packets received with MRxErr (from PHY) are also
mohor 7126d 12h /
124 Define ETH_MIIMODER_RST corrected to 0x00000400. mohor 7126d 13h /
123 This commit was manufactured by cvs2svn to create tag 'rel_1'. 7128d 13h /
122 ethernet spram added. So far a generic ram and xilinx RAMB4 are used. mohor 7128d 13h /
121 gsr added for use when ETH_XILINX_RAMB4 define is set. mohor 7128d 13h /
120 Unused files removed. mohor 7128d 14h /
119 Ram , used for BDs changed from generic_spram to eth_spram_256x32. mohor 7128d 14h /
118 ShiftEnded synchronization changed. mohor 7132d 05h /
117 Clock mrx_clk set to 2.5 MHz. mohor 7132d 16h /
116 Testing environment also includes traffic cop, memory interface and host
mohor 7132d 16h /
115 RxBDAddress takes `ETH_TX_BD_NUM_DEF value after reset. mohor 7133d 14h /
114 EXTERNAL_DMA removed. External DMA not supported. mohor 7134d 11h /
113 RxPointer bug fixed. mohor 7141d 03h /
112 Previous bug wasn't succesfully removed. Now fixed. mohor 7141d 17h /
111 Master state machine had a bug when switching from master write to
master read.
mohor 7142d 06h /
110 m_wb_cyc_o signal released after every single transfer. mohor 7142d 09h /
109 Comment removed. mohor 7142d 10h /
108 Testbench supports unaligned accesses. mohor 7209d 19h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2022, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.