Subversion Repositories ethmac

[/] - Rev 132


Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
132 LinkFailRegister is reflecting the status of the PHY's link fail status bit. mohor 7527d 22h /
131 LinkFail signal was not latching appropriate bit. mohor 7527d 22h /
130 First draft of the Ethernet design document. Not a finished version. Still many
things missing.
mohor 7527d 22h /
129 Traffic cop with 2 wishbone master interfaces and 2 wishbona slave
- Host connects to the master interface
- Ethernet master (DMA) connects to the second master interface
- Memory interface connects to the slave interface
- Ethernet slave interface (access to registers and BDs) connects to second
slave interface
mohor 7527d 23h /
128 This commit was manufactured by cvs2svn to create tag 'rel_2'. 7547d 22h /
127 WriteRxDataToMemory signal changed so end of frame (when last word is
written to fifo) is changed.
mohor 7547d 22h /
126 InvalidSymbol generation changed. mohor 7547d 22h /
125 RxAbort changed. Packets received with MRxErr (from PHY) are also
mohor 7547d 22h /
124 Define ETH_MIIMODER_RST corrected to 0x00000400. mohor 7547d 23h /
123 This commit was manufactured by cvs2svn to create tag 'rel_1'. 7549d 23h /
122 ethernet spram added. So far a generic ram and xilinx RAMB4 are used. mohor 7549d 23h /
121 gsr added for use when ETH_XILINX_RAMB4 define is set. mohor 7550d 00h /
120 Unused files removed. mohor 7550d 01h /
119 Ram , used for BDs changed from generic_spram to eth_spram_256x32. mohor 7550d 01h /
118 ShiftEnded synchronization changed. mohor 7553d 15h /
117 Clock mrx_clk set to 2.5 MHz. mohor 7554d 02h /
116 Testing environment also includes traffic cop, memory interface and host
mohor 7554d 02h /
115 RxBDAddress takes `ETH_TX_BD_NUM_DEF value after reset. mohor 7555d 00h /
114 EXTERNAL_DMA removed. External DMA not supported. mohor 7555d 21h /
113 RxPointer bug fixed. mohor 7562d 13h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2023, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.